參數(shù)資料
型號: ADV7330
廠商: Analog Devices, Inc.
英文描述: Multiformat 11-Bit Triple DAC Video Encoder
中文描述: 多格式11位DAC的視頻編碼器三
文件頁數(shù): 63/76頁
文件大?。?/td> 1378K
代理商: ADV7330
REV. B
ADV7330
–63–
Mode 1—Master Option
(Timing Register 0 TR0 = X X X X X 0 1 1)
In this mode, the ADV7330 can generate horizontal sync and
odd/even field signals. A transition of the field output when
HSYNC_O/P
is low indicates a new frame i.e., vertical retrace.
The blank signal is optional. Pixel data is latched on the rising
clock edge following the timing signal transitions.
HSYNC
is
output on the
HSYNC_O/P
pin,
BLANK
on the
BLANK_O/P
pin, and Field on the
VSYNC_O/P
pin.
622
623
624
625
1
2
3
4
5
6
7
21
22
23
DISPLAY
VERTICAL BLANK
ODD FIELD
EVEN FIELD
FIELD
DISPLAY
309
310
311
312
313
314
315
316
317
318
319
334
335
336
DISPLAY
VERTICAL BLANK
ODD FIELD
EVEN FIELD
DISPLAY
320
HSYNC_O/P
BLANK_O/P
HSYNC_O/P
BLANK_O/P
FIELD
Figure 74. SD Slave Mode 1 (PAL)
FIELD
PIXEL
DATA
PAL = 12 CLOCK/2
NTSC = 16 CLOCK/2
PAL = 132 CLOCK/2
NTSC = 122 CLOCK/2
Cb
Y
Cr
Y
HSYNC_O/P
BLANK_O/P
Figure 75. SD Timing Mode 1—Odd/Even Field Transitions Master/Slave
相關(guān)PDF資料
PDF描述
ADV7330KST Multiformat 11-Bit Triple DAC Video Encoder
ADXL321 Small and Thin 18 g Accelerometer
ADXL321EB Small and Thin 18 g Accelerometer
ADXL321JCP Small and Thin 18 g Accelerometer
ADXL321JCP-REEL Small and Thin 18 g Accelerometer
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
ADV73305502 制造商:LG Corporation 功能描述:FRAME ASSEMBLY
ADV73306701 制造商:LG Corporation 功能描述:Frame Assembly
ADV73306702 制造商:LG Corporation 功能描述:Frame Assembly
ADV73306703 制造商:LG Corporation 功能描述:Frame Assembly
ADV73306704 制造商:LG Corporation 功能描述:Frame Assembly