- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄378286 > ADV7330 (Analog Devices, Inc.) Multiformat 11-Bit Triple DAC Video Encoder PDF資料下載
參數(shù)資料
| 型號(hào)： | ADV7330 |
| 廠(chǎng)商： | Analog Devices, Inc. |
| 英文描述： | Multiformat 11-Bit Triple DAC Video Encoder |
| 中文描述： | 多格式11位DAC的視頻編碼器三 |
| 文件頁(yè)數(shù)： | 52/76頁(yè) |
| 文件大?。?/td> | 1378K |
| 代理商： | ADV7330 |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)當(dāng)前第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)
REV. B
–52–
ADV7330
Digital Signal Interconnect
The digital signal lines should be isolated as much as possible
from the analog outputs and other analog circuitry. Digital
signal lines should not overlay the analog power plane.
Due to the high clock rates used, long clock lines to the ADV7330
should be avoided to minimize noise pickup.
Any active pull-up termination resistors for the digital inputs
should be connected to the digital power plane and not the analog
power plane.
Analog Signal Interconnect
The ADV7330 should be located as close as possible to the
output connectors, thus minimizing noise pickup and reflections
due to impedance mismatch.
For optimum performance, the analog outputs should each be
source and load terminated, as shown in Figure 52. The
termination resistors should be as close as possible to the
ADV7330 to minimize reflections.
For optimum performance, it is recommended that all decoupling
and external components relating to ADV7330 be located on the
same side of the PCB and as close as possible to the ADV7330.
Any unused inputs should be tied to ground.
5k
V
DD_IO
5k
V
DD_IO
COMP
36
V
AA
41
V
DD
V
DD_IO
1
ADV7330
I
2
C
19
HSYNC_O/P
50
VSYNC_O/P
49
BLANK_O/P
48
HSYNC_I/P
23
VSYNC_I/P
24
BLANK_I/P
25
RESET
33
CLKIN
32
EXT_LF
34
UNUSED
INPUTS
SHOULD BE
GROUNDED
C0–C7
Y0–Y7
V
AA
4.7 F
+
4.7k
820pF
3.9nF
V
AA
GND_ IO
64
AGND
40
DGND
2, 11, 14, 15,
51–55, 57–63
I
2
C BUS
10nF
0.1 F
10nF
0.1 F
10, 56
V
DD_IO
V
DD
10nF
1 F
V
AA
+
0.1 F
POWER SUPPLY DECOUPLING
FOR EACH POWER SUPPLY GROUP
V
AA
V
DD_IO
DAC A
39
300
CVBS/GREEN/Y
DAC B
38
300
LUMA/BLUE/Pb
DAC C
37
300
CHROMA/RED/Pr
V
REF
46
100nF
1.1k
V
AA
RECOMMENDED EXTERNAL
AD1580 FOR OPTIMUM
PERFORMANCE
SCLK
22
100
SDA
21
ALSB
20
R
SET
35
3040
SELECTION HERE
DETERMINES
DEVICE ADDRESS
5k
V
DD_IO
680
5k
100
Figure 52. ADV7330 Circuit Layout
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| ADV7330KST | Multiformat 11-Bit Triple DAC Video Encoder |
| ADXL321 | Small and Thin 18 g Accelerometer |
| ADXL321EB | Small and Thin 18 g Accelerometer |
| ADXL321JCP | Small and Thin 18 g Accelerometer |
| ADXL321JCP-REEL | Small and Thin 18 g Accelerometer |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| ADV73305502 | 制造商:LG Corporation 功能描述:FRAME ASSEMBLY |
| ADV73306701 | 制造商:LG Corporation 功能描述:Frame Assembly |
| ADV73306702 | 制造商:LG Corporation 功能描述:Frame Assembly |
| ADV73306703 | 制造商:LG Corporation 功能描述:Frame Assembly |
| ADV73306704 | 制造商:LG Corporation 功能描述:Frame Assembly |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。