- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄378286 > ADV7330 (Analog Devices, Inc.) Multiformat 11-Bit Triple DAC Video Encoder PDF資料下載
參數(shù)資料
| 型號： | ADV7330 |
| 廠商： | Analog Devices, Inc. |
| 英文描述： | Multiformat 11-Bit Triple DAC Video Encoder |
| 中文描述： | 多格式11位DAC的視頻編碼器三 |
| 文件頁數(shù)： | 12/76頁 |
| 文件大?。?/td> | 1378K |
| 代理商： | ADV7330 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁當前第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁
REV. B
–12–
ADV7330
PIN FUNCTION DESCRIPTIONS
Pin Number
Mnemonic
I/O
Function
11, 57
2, 3, 14, 15,
51–55, 58–63
40
32
36
39
38
37
25
DGND
TEST0–TEST14
G
I
Digital Ground.
Not used, tie to DGND.
AGND
CLKIN
COMP
DAC A
DAC B
DAC C
BLANK_I/P
G
I
O
O
O
O
I
Analog Ground.
Pixel Clock Input for HD (74.25 MHz Only, PS (27 MHz), SD (27 MHz)).
Compensation Pin for DACs. Connect 0.1
μ
F capacitor from COMP pin to V
AA
.
CVBS/GREEN/Y Analog Output.
Chroma/BLUE/Pb Analog Output.
Luma/RED/Pr Analog Output.
Video Blanking Control Signal. For HD and PS, this input is active high. For SD
input, this input is active low.
Video Horizontal Sync Control Signal.
Video Vertical Sync Control Signal.
SD or Progressive Scan/HDTV Input Port for Y Data. Input port for interleaved
progressive scan data. The LSB is set up on Pin Y0.
8-Bit SD/Progressive Scan/HDTV Input Port. The LSB is set up on Pin C0.
This input resets the on-chip timing generator and sets the ADV7330 into the default
register setting. Reset is an active low signal.
A 3040
resistor must be connected from this pin to AGND and is used to control
the amplitudes of the DAC outputs.
I
2
C Port Serial Interface Clock Input.
I
2
C Port Serial Data Input/Output.
TTL Address Input. This signal sets up the LSB of the I
2
C address. When this pin is
tied low, the I
2
C filter is activated, which reduces noise on the I
2
C interface.
Power Supply for Digital Inputs and Outputs.
23
24
4–9, 12, 13
HSYNC_I/P
VSYNC_I/P
Y7–Y0
I
I
I
16–18, 26–30
33
C7–C0
RESET
I
I
35
R
SET
I
22
21
20
SCLK
SDA
ALSB
I
I/O
I
1
V
DD_IO
P
PIN CONFIGURATION
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
V
DD_IO
TEST0
TEST1
Y0
Y1
Y2
Y3
Y4
Y5
V
DD
DGND
Y6
Y7
TEST2
TEST3
C0
32
C
31
R
30
C
29
C
28
C
27
C
26
C
25
B
24
V
23
H
22
S
21
S
20
A
19
I
2
C
18
C
17
C
48
47
46
45
44
43
42
41
40
39
38
37
36
35
34
33
BLANK_O/P
TEST16
V
REF
TEST15
NC
NC
NC
V
AA
AGND
DAC A
DAC B
DAC C
COMP
R
SET
EXT_LF
RESET
NC = NO CONNECT
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
G
T
T
T
T
T
T
D
V
D
T
T
T
T
T
H
V
PIN 1
ADV7330
TOP VIEW
(Not to Scale)
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| ADV7330KST | Multiformat 11-Bit Triple DAC Video Encoder |
| ADXL321 | Small and Thin 18 g Accelerometer |
| ADXL321EB | Small and Thin 18 g Accelerometer |
| ADXL321JCP | Small and Thin 18 g Accelerometer |
| ADXL321JCP-REEL | Small and Thin 18 g Accelerometer |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| ADV73305502 | 制造商:LG Corporation 功能描述:FRAME ASSEMBLY |
| ADV73306701 | 制造商:LG Corporation 功能描述:Frame Assembly |
| ADV73306702 | 制造商:LG Corporation 功能描述:Frame Assembly |
| ADV73306703 | 制造商:LG Corporation 功能描述:Frame Assembly |
| ADV73306704 | 制造商:LG Corporation 功能描述:Frame Assembly |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。