參數(shù)資料
型號: ADV7173KSTZ-REEL
廠商: Analog Devices Inc
文件頁數(shù): 38/60頁
文件大?。?/td> 0K
描述: IC DAC VIDEO NTSC 6-CH 48LQFP
標準包裝: 2,000
類型: 視頻編碼器
應(yīng)用: 多媒體
電壓 - 電源,模擬: 4.75 V ~ 5.25 V
安裝類型: 表面貼裝
封裝/外殼: 48-LQFP
供應(yīng)商設(shè)備封裝: 48-LQFP(7x7)
包裝: 帶卷 (TR)
REV. B
ADV7172/ADV7173
–43–
The ADV7172/ADV7173 supports closed captioning, conform-
ing to the standard television synchronizing waveform for color
transmission. Closed captioning is transmitted during the
blanked active line time of Line 21 of the odd fields and Line
284 of even fields.
Closed captioning consists of a 7-cycle sinusoidal burst that is
frequency and phase locked to the caption data. After the clock
run-in signal, the blanking level is held for two data bits and is
followed by a Logic Level “1” start bit. Sixteen bits of data
follow the start bit. These consist of two 8-bit bytes, seven data
bits and one odd parity bit. The data for these bytes is stored in
closed captioning Data Registers 0 and 1.
The ADV7172/ADV7173 also supports the extended closed
captioning operation, which is active during even fields, and is
encoded on scan Line 284. The data for this operation is stored
in closed captioning extended Data Registers 0 and 1.
All clock run-in signals, and timing to support closed caption-
ing on Lines 21 and 284, are automatically generated by the
ADV7172/ADV7173. All pixels inputs are ignored during
Lines 21 and 284. Closed captioning is enabled.
APPENDIX 2
CLOSED CAPTIONING
12.91 s
S
T
A
R
T
P
A
R
I
T
Y
P
A
R
I
T
Y
D0–D6
10.003 s
33.764 s
50 IRE
40 IRE
FREQUENCY = FSC = 3.579545MHz
AMPLITUDE = 40 IRE
REFERENCE COLOR BURST
(9 CYCLES)
7 CYCLES
OF 0.5035 MHz
(CLOCK RUN-IN)
10.5
0.25 s
TWO 7-BIT + PARITY
ASCII CHARACTERS
(DATA)
27.382 s
BYTE 0
BYTE 1
Figure 69. Closed Captioning Waveform (NTSC)
FCC Code of Federal Regulations (CFR) 47 Section 15.119
and EIA608 describe the closed captioning information for
Lines 21 and 284.
The ADV7172/ADV7173 uses a single buffering method. This
means that the closed captioning buffer is only one byte deep,
therefore there will be no frame delay in outputting the closed
captioning data, unlike other 2-byte deep buffering systems.
The data must be loaded at least one line before (Line 20 or
Line 283) it is outputted on Line 21 and Line 284. A typical
implementation of this method is to use
VSYNC to interrupt a
microprocessor, which will in turn load the new data (two bytes)
every field. If no new data is required for transmission, zeros must
be inserted in both data registers; this is called NULLING. It is
also important to load “control codes,” all of which are double
bytes, on Line 21, or a TV will not recognize them. If there is a
message like “Hello World,” which has an odd number of char-
acters, it is important to pad it out to an even number to get
“end of caption” 2-byte control code to land in the same field.
相關(guān)PDF資料
PDF描述
S9S12XS256J0VAE MCU 16BIT 256K FLASH 64LQFP
ADV7393BCPZ-REEL IC DAC ENCODER VID HDTV 40-LFCSP
MC9S12GC32MFAE IC MCU 32K FLASH 25MHZ 48-LQFP
ADV7171KSUZ-REEL IC DAC VIDEO ENC NTSC 44TQFP TR
CS4954-CQZR IC VID ENCODER NTSC/PAL 48-TQFP
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
ADV7174 制造商:AD 制造商全稱:Analog Devices 功能描述:Chip Scale PAL/NTSC Video Encoder with Advanced Power Management
ADV7174BCP 制造商:AD 制造商全稱:Analog Devices 功能描述:Chip Scale PAL/NTSC Video Encoder with Advanced Power Management
ADV7174BCP-REEL 制造商:AD 制造商全稱:Analog Devices 功能描述:Chip Scale PAL/NTSC Video Encoder with Advanced Power Management
ADV7174KCP 制造商:AD 制造商全稱:Analog Devices 功能描述:Chip Scale PAL/NTSC Video Encoder with Advanced Power Management
ADV7174KCP-REEL 制造商:AD 制造商全稱:Analog Devices 功能描述:Chip Scale PAL/NTSC Video Encoder with Advanced Power Management