參數(shù)資料
型號: ADV7173KSTZ-REEL
廠商: Analog Devices Inc
文件頁數(shù): 24/60頁
文件大?。?/td> 0K
描述: IC DAC VIDEO NTSC 6-CH 48LQFP
標(biāo)準(zhǔn)包裝: 2,000
類型: 視頻編碼器
應(yīng)用: 多媒體
電壓 - 電源,模擬: 4.75 V ~ 5.25 V
安裝類型: 表面貼裝
封裝/外殼: 48-LQFP
供應(yīng)商設(shè)備封裝: 48-LQFP(7x7)
包裝: 帶卷 (TR)
REV. B
ADV7172/ADV7173
–30–
MODE REGISTER 4 MR4 (MR47–MR40)
(Address (SR4–SR0) = 04H)
Mode Register 4 is a 8-bit wide register. Figure 48 shows the
various operations under the control of Mode Register 4.
MR4 BIT DESCRIPTION
VSYNC_3H (MR40)
When this bit is enabled (“1”) in slave mode, it is possible to
drive the
VSYNC active low input for 2.5 lines in PAL mode
and 3 lines in NTSC mode. When this bit is enabled in master
mode, the ADV7172/ADV7173 outputs an active low
VSYNC
signal for 3 lines in NTSC mode and 2.5 lines in PAL mode.
Genlock Selection (MR42–MR41)
These bits control the genlock feature of the ADV7172/ADV7173.
Setting MR41 to Logic “0” disables the SCRESET/RTC pin
and allows the ADV7172/ADV7173 to operate in normal mode.
By setting MR41 to “1,” one of two operations may be enabled:
1. If MR42 is set to “0,” the SCRESET/RTC pin is configured
as a subcarrier reset input and the subcarrier phase will reset
to Field 0 whenever a low-to-high field transition is detected
on the SCRESET/RTC pin.
2. If MR42 is set to “1,” the SCRESET/RTC pin is configured
as a real-time control input and the ADV7172/ADV7173 can
be used to lock to an external video source.
Active Video Line Duration (MR43)
This bit switches between two active video line durations. A
“0” selects CCIR REC 601 (720 pixels PAL/NTSC) and a “1”
selects ITU-R.BT 470 “analog” standard for active video dura-
tion (710 pixels NTSC, 702 pixels PAL).
Chrominance Control (MR44)
This bit enables the color information to be switched on and off
the video output.
Burst Control (MR45)
This bit enables the color burst information to be switched on
and off the video output.
Color Bar Control (MR46)
This bit can be used to generate and output an internal color
bar test pattern. The color bar configuration is 100/7.5/75/7.5
for NTSC and 100/0/75/0 for PAL. It is important to note that
when color bars are enabled, the ADV7172/ADV7173 is config-
ured in a master timing mode. The output pins
VSYNC/FIELD,
HSYNC and BLANK are three-state during color bar mode.
Interlaced Mode Control (MR47)
This bit is used to set up the output to interlaced or noninter-
laced mode.
MR41
MR40
MR47
MR42
MR44
MR43
MR45
MR46
CHROMINANCE
CONTROL
0
ENABLE COLOR
1
DISABLE COLOR
MR44
COLOR BAR
CONTROL
0
DISABLE
1
ENABLE
MR46
VSYNC 3H
0
DISABLE
1
ENABLE
MR40
INTERLACED
MODE CONTROL
0
INTERLACED
1
NONINTERLACED
MR47
BURST
CONTROL
0
ENABLE BURST
1
DISABLE BURST
MR45
ACTIVE VIDEO
LINE DURATION
0
720 PIXELS
1
710/702 PIXELS
MR43
GENLOCK SELECTION
x
0
DISABLE GENLOCK
0
1
ENABLE SUBCARRIER
RESET PIN
1
ENABLE RTC PIN
MR42 MR41
Figure 48. Mode Register 4 (MR4)
相關(guān)PDF資料
PDF描述
S9S12XS256J0VAE MCU 16BIT 256K FLASH 64LQFP
ADV7393BCPZ-REEL IC DAC ENCODER VID HDTV 40-LFCSP
MC9S12GC32MFAE IC MCU 32K FLASH 25MHZ 48-LQFP
ADV7171KSUZ-REEL IC DAC VIDEO ENC NTSC 44TQFP TR
CS4954-CQZR IC VID ENCODER NTSC/PAL 48-TQFP
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
ADV7174 制造商:AD 制造商全稱:Analog Devices 功能描述:Chip Scale PAL/NTSC Video Encoder with Advanced Power Management
ADV7174BCP 制造商:AD 制造商全稱:Analog Devices 功能描述:Chip Scale PAL/NTSC Video Encoder with Advanced Power Management
ADV7174BCP-REEL 制造商:AD 制造商全稱:Analog Devices 功能描述:Chip Scale PAL/NTSC Video Encoder with Advanced Power Management
ADV7174KCP 制造商:AD 制造商全稱:Analog Devices 功能描述:Chip Scale PAL/NTSC Video Encoder with Advanced Power Management
ADV7174KCP-REEL 制造商:AD 制造商全稱:Analog Devices 功能描述:Chip Scale PAL/NTSC Video Encoder with Advanced Power Management