- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄10968 > ADV7173KSTZ-REEL (Analog Devices Inc)IC DAC VIDEO NTSC 6-CH 48LQFP PDF資料下載
參數(shù)資料
| 型號： | ADV7173KSTZ-REEL |
| 廠商： | Analog Devices Inc |
| 文件頁數(shù)： | 29/60頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC DAC VIDEO NTSC 6-CH 48LQFP |
| 標(biāo)準(zhǔn)包裝： | 2,000 |
| 類型： | 視頻編碼器 |
| 應(yīng)用： | 多媒體 |
| 電壓 - 電源，模擬： | 4.75 V ~ 5.25 V |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 48-LQFP |
| 供應(yīng)商設(shè)備封裝： | 48-LQFP（7x7） |
| 包裝： | 帶卷 (TR) |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁當(dāng)前第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁
REV. B
ADV7172/ADV7173
–35–
TIMING REGISTER 1 (TR17–TR10)
(Address (SR4–SR0) = 0BH)
Timing Register 1 is an 8-bit-wide register.
Figure 53 shows the various operations under the control of
Timing Register 1. This register can be read from as well writ-
ten to. This register can be used to adjust the width and position
of the master mode timing signals.
TR1 BIT DESCRIPTION
HSYNC Width (TR11–TR10)
These bits adjust the
HSYNC pulsewidth.
HSYNC to FIELD/VSYNC Delay (TR13–TR12)
These bits adjust the position of the
HSYNC output relative to
the FIELD/
VSYNC output.
HSYNC to FIELD Rising Edge Delay (TR15–TR14)
When the ADV7172/ADV7173 is in Timing Mode 1, these bits
adjust the position of the
HSYNC output relative to the FIELD
output rising edge.
VSYNC Width (TR15–TR14)
When the ADV7172/ADV7173 is configured in Timing Mode
2, these bits adjust the
VSYNC pulsewidth.
HSYNC to Pixel Data Adjust (TR17–TR16)
This enables the
HSYNC to be adjusted with respect to the pixel
data. This allows the Cr and Cb components to be swapped. This
adjustment is available in both master and slave timing modes.
TR11
TR10
TR17
TR12
TR13
TR15
TR16
TR14
HSYNC TO PIXEL
DATA ADJUST
TR17 TR16
00
0
TPCLK
01
1
TPCLK
10
2
TPCLK
11
3
TPCLK
HSYNC TO
FIELD/
VSYNC DELAY
TR13 TR12
00
0
TPCLK
01
4
TPCLK
10
8
TPCLK
1
16
TPCLK
TB
HSYNC WIDTH
00
1
TPCLK
01
4
TPCLK
1
0
16
TPCLK
1
128
TPCLK
TR11 TR10
TA
HSYNC TO FIELD
RISING EDGE DELAY
(MODE 1 ONLY)
x0
TB
x1
TB + 32 s
TR15 TR14
TC
VSYNC WIDTH
(MODE 2 ONLY)
00
1
TPCLK
01
4
TPCLK
1
0
16
TPCLK
1
128
TPCLK
LINE 313
LINE 314
LINE 1
TB
TIMING MODE 1 (MASTER/PAL)
HSYNC
FIELD/
VSYNC
TA
TC
TR15 TR14
Figure 53. Timing Register 1
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| S9S12XS256J0VAE | MCU 16BIT 256K FLASH 64LQFP |
| ADV7393BCPZ-REEL | IC DAC ENCODER VID HDTV 40-LFCSP |
| MC9S12GC32MFAE | IC MCU 32K FLASH 25MHZ 48-LQFP |
| ADV7171KSUZ-REEL | IC DAC VIDEO ENC NTSC 44TQFP TR |
| CS4954-CQZR | IC VID ENCODER NTSC/PAL 48-TQFP |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| ADV7174 | 制造商:AD 制造商全稱:Analog Devices 功能描述:Chip Scale PAL/NTSC Video Encoder with Advanced Power Management |
| ADV7174BCP | 制造商:AD 制造商全稱:Analog Devices 功能描述:Chip Scale PAL/NTSC Video Encoder with Advanced Power Management |
| ADV7174BCP-REEL | 制造商:AD 制造商全稱:Analog Devices 功能描述:Chip Scale PAL/NTSC Video Encoder with Advanced Power Management |
| ADV7174KCP | 制造商:AD 制造商全稱:Analog Devices 功能描述:Chip Scale PAL/NTSC Video Encoder with Advanced Power Management |
| ADV7174KCP-REEL | 制造商:AD 制造商全稱:Analog Devices 功能描述:Chip Scale PAL/NTSC Video Encoder with Advanced Power Management |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。