- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄11199 > ADUC847BSZ8-5 (Analog Devices Inc)IC MCU FLASH W/24BIT ADC 52MQFP PDF資料下載
參數(shù)資料
| 型號： | ADUC847BSZ8-5 |
| 廠商： | Analog Devices Inc |
| 文件頁數(shù)： | 98/108頁 |
| 文件大小： | 0K |
| 描述： | IC MCU FLASH W/24BIT ADC 52MQFP |
| 標準包裝： | 1 |
| 系列： | MicroConverter® ADuC8xx |
| 核心處理器： | 8052 |
| 芯體尺寸： | 8-位 |
| 速度： | 12.58MHz |
| 連通性： | I²C，SPI，UART/USART |
| 外圍設備： | POR，PSM，PWM，溫度傳感器，WDT |
| 輸入/輸出數(shù)： | 34 |
| 程序存儲器容量： | 8KB（8K x 8） |
| 程序存儲器類型： | 閃存 |
| EEPROM 大?。?/td> | 4K x 8 |
| RAM 容量： | 2.25K x 8 |
| 電壓 - 電源 (Vcc/Vdd)： | 4.75 V ~ 5.25 V |
| 數(shù)據(jù)轉(zhuǎn)換器： | A/D 10x24b; D/A 1x12b，2x16b |
| 振蕩器型： | 內(nèi)部 |
| 工作溫度： | -40°C ~ 125°C |
| 封裝/外殼： | 52-QFP |
| 包裝： | 托盤 |
| 配用： | EVAL-ADUC847QSZ-ND - KIT DEV QUICK START FOR ADUC847 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁當前第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁
Data Sheet
ADuC845/ADuC847/ADuC848
Rev. C | Page 9 of 108
Parameter
Min
Typ
Max
Unit
Conditions
PWM
Fxtal
3
A
Fvco
0.5
mA
TIC
1
A
3 V Power Consumption
2.7 V < DVDD < 3.6 V, AVDD = 3.6 V
Normal Mode11, 12
DVDD Current
4.8
mA
Core clock = 1.57 MHz
9
11
mA
Core clock = 6.29 MHz (CD = 1)
AVDD Current
180
A
ADC not enabled
Power-Down Mode11, 12
DVDD Current
20
26
A
TMAX = 85°C; OSC on; TIC on
29
A
TMAX = 125°C; OSC on; TIC on
14
20
A
TMAX = 85°C; OSC off
21
A
TMAX = 125°C; OSC off
AVDD Current
1
A
TMAX = 85°C; OSC on or off
3
A
TMAX = 125°C; OSC on or off
1
Temperature range is for ADuC845BS; for the ADuC847BS and ADuC848BS (MQFP package), the range is –40°C to +125°C.
Temperature range for ADuC845BCP, ADuC847BCP, and ADuC848BCP (LFCSP package) is –40°C to +85°C.
2
These numbers are not production tested but are guaranteed by design and/or characterization data on production release.
3
System zero-scale calibration can remove this error.
4
Gain error drift is a span drift. To calculate full-scale error drift, add the offset error drift to the gain error drift times the full-scale input.
5
In general terms, the bipolar input voltage range to the primary ADC is given by the ADC range = ±(VREF 2RN )/1.25, where:
VREF = REFIN(+) to REFIN(–) voltage and VREF = 1.25 V when internal ADC VREF is selected. RN = decimal equivalent of RN2, RN1, RN0. For example, if VREF = 2.5 V and RN2,
RN1, RN0 = 1, 1, 0, respectively, then the ADC range = ±1.28 V. In unipolar mode, the effective range is 0 V to 1.28 V in this example.
6
1.25 V is used as the reference voltage to the ADC when internal VREF is selected via XREF0/XREF1 or AXREF bits in ADC0CON2 and ADC1CON, respectively.
(AXREF is available only on the ADuC845.)
7
In bipolar mode, the auxiliary ADC can be driven only to a minimum of AGND – 30 mV as indicated by the auxiliary ADC absolute AIN voltage limits. The bipolar range
is still –VREF to +VREF.
8
DAC linearity and ac specifications are calculated using a reduced code range of 48 to 4095, 0 V to VREF, reduced code range of 100 to 3950, 0 V to VDD.
9
Endurance is qualified to 100 kcycle per JEDEC Std. 22 method A117 and measured at –40°C, +25°C, +85°C, and +125°C. Typical endurance at 25°C is 700 kcycles.
10
Retention lifetime equivalent at junction temperature (TJ) = 55°C per JEDEC Std. 22, Method A117. Retention lifetime based on an activation energy of 0.6 eV derates
with junction temperature.
11
Power supply current consumption is measured in normal mode following the power-on sequence, and in power-down modes under the following conditions:
Normal mode: reset = 0.4 V, digital I/O pins = open circuit, Core Clk changed via CD bits in PLLCON, core executing internal software loop.
Power-down mode: reset = 0.4 V, all P0 pins and P1.2 to P1.7 pins = 0.4 V. All other digital I/O pins are open circuit, core Clk changed via CD bits in PLLCON, PCON.1 = 1,
core execution suspended in power-down mode, OSC turned on or off via OSC_PD bit (PLLCON.7) in PLLCON SFR.
12
DVDD power supply current increases typically by 3 mA (3 V operation) and 10 mA (5 V operation) during a Flash/EE memory program or erase cycle.
General Notes about Specifications
DAC gain error is a measure of the span error of the DAC.
The ADuC845BCP, ADuC847BCP, and ADuC848BCP (LFCSP package) have been qualified and tested with the base of the LFCSP
package floating. The base of the LFCSP package should be soldered to the board, but left floating electrically, to ensure good
mechanical stability.
Flash/EE memory reliability characteristics apply to both the Flash/EE program memory and Flash/EE data memory.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| AT91SAM7SE512-CU-999 | IC MCU ARM7 512KB FLASH 144LFBGA |
| NLVAS4599DTT1G | IC SWITCH SPDT 6TSOP |
| ADUC843BCP62Z-5 | IC MCU FLASH 12BIT ADC 56LFCSP |
| ADUC816BSZ-REEL | IC MCU FLASH 16BIT ADC 52MQFP |
| NLVAS4599DFT2G | IC SWITCH SPDT SC88 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| ADUC848 | 制造商:AD 制造商全稱:Analog Devices 功能描述:MicroConverter Multichannel 24-/16-Bit ADCs with Embedded 62 kB Flash and Single-Cycle MCU |
| ADUC848BCP32-3 | 制造商:Analog Devices 功能描述:10 CHANNEL 16 BIT ADC + FLASH 8 BIT UP - Trays |
| ADUC848BCP32-5 | 制造商:Analog Devices 功能描述:10 CHANNEL 16 BIT ADC + FLASH 8 BIT UP - Trays |
| ADUC848BCP62-3 | 制造商:Analog Devices 功能描述:MCU 8-Bit ADuC8xx 8052 CISC 62KB Flash 3.3V/5V 56-Pin LFCSP EP 制造商:Rochester Electronics LLC 功能描述:8BIT CISC 62KB FLASH 12.85MHZ 3.3V 56LFCSP - Bulk |
| ADUC848BCP62-5 | 制造商:Analog Devices 功能描述:MCU 8-bit ADuC8xx 8052 CISC 62KB Flash 3.3V/5V 56-Pin LFCSP EP |
發(fā)布緊急采購，3分鐘左右您將得到回復。