參數(shù)資料
型號(hào): ADUC841BSZ62-5
廠商: Analog Devices Inc
文件頁數(shù): 33/88頁
文件大?。?/td> 0K
描述: IC ADC/DAC 12BIT W/MCU 52-MQFP
產(chǎn)品培訓(xùn)模塊: Process Control
標(biāo)準(zhǔn)包裝: 1
系列: MicroConverter® ADuC8xx
核心處理器: 8052
芯體尺寸: 8-位
速度: 20MHz
連通性: I²C,SPI,UART/USART
外圍設(shè)備: DMA,PSM,PWM,溫度傳感器,WDT
輸入/輸出數(shù): 32
程序存儲(chǔ)器容量: 62KB(62K x 8)
程序存儲(chǔ)器類型: 閃存
RAM 容量: 2.25K x 8
電壓 - 電源 (Vcc/Vdd): 4.75 V ~ 5.25 V
數(shù)據(jù)轉(zhuǎn)換器: A/D 8x12b,D/A 2x12b
振蕩器型: 內(nèi)部
工作溫度: -40°C ~ 85°C
封裝/外殼: 52-QFP
包裝: 托盤
產(chǎn)品目錄頁面: 738 (CN2011-ZH PDF)
配用: EVAL-ADUC841QSZ-ND - KIT DEV FOR ADUC841 QUICK START
ADuC841/ADuC842/ADuC843
Rev. 0 | Page 39 of 88
Using the DAC
The on-chip DAC architecture consists of a resistor string DAC
followed by an output buffer amplifier, the functional equivalent
of which is illustrated in Figure 42. Details of the actual DAC
architecture can be found in U.S. Patent Number 5969657
(www.uspto.gov). Features of this architecture include inherent
guaranteed monotonicity and excellent differential linearity.
OUTPUT
BUFFER
HIGH Z
DISABLE
(FROM MCU)
DAC0
R
ADuC841/ADuC842
AVDD
VREF
03260-0-041
Figure 42. Resistor String DAC Functional Equivalent
As shown in Figure 42, the reference source for each DAC is
user selectable in software. It can be either AVDD or VREF. In
0 V-to-AVDD mode, the DAC output transfer function spans
from 0 V to the voltage at the AVDD pin. In 0 V-to-VREF mode,
the DAC output transfer function spans from 0 V to the internal
VREF or, if an external reference is applied, the voltage at the CREF
pin. The DAC output buffer amplifier features a true rail-to-rail
output stage implementation. This means that unloaded, each
output is capable of swinging to within less than 100 mV of
both AVDD and ground. Moreover, the DAC’s linearity specifica-
tion (when driving a 10 k resistive load to ground) is guaranteed
through the full transfer function except Codes 0 to 100, and, in
0 V-to-AVDD mode only, Codes 3995 to 4095. Linearity degrada-
tion near ground and VDD is caused by saturation of the output
amplifier, and a general representation of its effects (neglecting
offset and gain error) is illustrated in Figure 43. The dotted line
in Figure 43 indicates the ideal transfer function, and the solid
line represents what the transfer function might look like with
endpoint nonlinearities due to saturation of the output amplifier.
Note that Figure 43 represents a transfer function in 0 V-to-VDD
mode only. In 0 V-to-VREF mode (with VREF < VDD), the lower
nonlinearity would be similar, but the upper portion of the
transfer function would follow the ideal line right to the end
(VREF in this case, not VDD), showing no signs of endpoint
linearity errors.
VDD
VDD–50mV
VDD–100mV
100mV
50mV
0mV
000H
FFFH
03260-
0-
042
Figure 43. Endpoint Nonlinearities Due to Amplifier Saturation
SOURCE/SINK CURRENT (mA)
5
0
5
10
15
OUTPUT
VOLTAGE
(V)
4
3
2
1
0
DAC LOADED WITH 0000H
DAC LOADED WITH 0FFFH
03260-0-043
Figure 44. Source and Sink Current Capability with VREF = VDD = 5 V
SOURCE/SINK CURRENT (mA)
4
0
5
10
15
OUTPUT
VOLTAGE
(V)
3
1
0
DAC LOADED WITH 0000H
DAC LOADED WITH 0FFFH
03260-0-044
Figure 45. Source and Sink Current Capability with VREF = VDD = 3 V
相關(guān)PDF資料
PDF描述
VJ1825Y103JBGAT4X CAP CER 10000PF 1KV 5% X7R 1825
SCRU-01 CONN RCPT IP68 USB A PNL MNT
VJ1825Y153JBGAT4X CAP CER 0.015UF 1KV 5% X7R 1825
VJ1825Y223JBGAT4X CAP CER 0.022UF 1KV 5% X7R 1825
UB-MC5ABR3-SD204-4S-TB NMP CONN RECEPT USB MICRO AB R/A SMT
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
ADUC841BSZ62-5 制造商:Analog Devices 功能描述:8-Bit Microcontroller IC
ADUC842 制造商:AD 制造商全稱:Analog Devices 功能描述:12- Bit ADCs and DACs with Embedded Hi-Speed 62KB FLASH MCU
ADUC842BCP 制造商:AD 制造商全稱:Analog Devices 功能描述:12- Bit ADCs and DACs with Embedded Hi-Speed 62KB FLASH MCU
ADUC842BCP32-3 制造商:Rochester Electronics LLC 功能描述:8BIT CISC 62KB FLASH 16.7MHZ 3.3V 56LFCSP - Bulk 制造商:Analog Devices 功能描述:
ADUC842BCP32-5 制造商:Analog Devices 功能描述:MCU 8-Bit ADuC8xx 8052 CISC 62KB Flash 5V 56-Pin LFCSP EP