參數(shù)資料
型號(hào)： ADUC841BSZ62-5
廠商： Analog Devices Inc
文件頁數(shù)： 18/88頁
文件大小： 0K
描述： IC ADC/DAC 12BIT W/MCU 52-MQFP
產(chǎn)品培訓(xùn)模塊： Process Control
標(biāo)準(zhǔn)包裝： 1
系列： MicroConverter® ADuC8xx
核心處理器： 8052
芯體尺寸： 8-位
速度： 20MHz
連通性： I²C，SPI，UART/USART
外圍設(shè)備： DMA，PSM，PWM，溫度傳感器，WDT
輸入/輸出數(shù)： 32
程序存儲(chǔ)器容量： 62KB（62K x 8）
程序存儲(chǔ)器類型： 閃存
RAM 容量： 2.25K x 8
電壓 - 電源 (Vcc/Vdd)： 4.75 V ~ 5.25 V
數(shù)據(jù)轉(zhuǎn)換器： A/D 8x12b，D/A 2x12b
振蕩器型： 內(nèi)部
工作溫度： -40°C ~ 85°C
封裝/外殼： 52-QFP
包裝： 托盤
產(chǎn)品目錄頁面： 738 (CN2011-ZH PDF)
配用： EVAL-ADUC841QSZ-ND - KIT DEV FOR ADUC841 QUICK START
ADuC841/ADuC842/ADuC843
Rev. 0 | Page 25 of 88
ADCCON2—(ADC Control SFR 2)
The ADCCON2 register controls ADC channel selection and
conversion modes as detailed below.
SFR Address
D8H
SFR Power-On Default
00H
Bit Addressable
Yes
Table 8. ADCCON2 SFR Bit Designations
Bit No.
Name
Description
7
ADCI
ADC Interrupt Bit.
Set by hardware at the end of a single ADC conversion cycle or at the end of a DMA block conversion.
Cleared by hardware when the PC vectors to the ADC interrupt service routine. Otherwise, the ADCI bit is cleared
by user code.
6
DMA
DMA Mode Enable Bit.
Set by the user to enable a preconfigured ADC DMA mode operation. A more detailed description of this mode is
given in the ADC DMA Mode section. The DMA bit is automatically set to 0 at the end of a DMA cycle. Setting this
bit causes the ALE output to cease; it will start again when DMA is started and will operate correctly after DMA is
complete.
5
CCONV
Continuous Conversion Bit.
Set by the user to initiate the ADC into a continuous mode of conversion. In this mode, the ADC starts converting
based on the timing and channel configuration already set up in the ADCCON SFRs; the ADC automatically starts
another conversion once a previous conversion has completed.
4
SCONV
Single Conversion Bit.
Set to initiate a single conversion cycle. The SCONV bit is automatically reset to 0 on completion of the single
conversion cycle.
3
2
1
0
CS3
CS2
CS1
CS0
Channel Selection Bits.
Allow the user to program the ADC channel selection under software control. When a conversion is initiated, the
converted channel is the one pointed to by these channel selection bits. In DMA mode, the channel selection is
derived from the channel ID written to the external memory.
CS3
0
1
CS2
0
1
0
1
CS1
0
1
0
1
0
1
0
1
CS0
0
1
0
1
0
1
0
1
0
1
0
1
0
1
CH#
0
1
2
3
4
5
6
7
Temp Monitor
DAC0
DAC1
AGND
VREF
DMA STOP
Requires minimum of 1 s to acquire.
Only use with internal DAC output buffer on.
Place in XRAM location to finish DMA sequence; refer to
the ADC DMA Mode section.
All other combinations reserved.
相關(guān)PDF資料
PDF描述
VJ1825Y103JBGAT4X CAP CER 10000PF 1KV 5% X7R 1825
SCRU-01 CONN RCPT IP68 USB A PNL MNT
VJ1825Y153JBGAT4X CAP CER 0.015UF 1KV 5% X7R 1825
VJ1825Y223JBGAT4X CAP CER 0.022UF 1KV 5% X7R 1825
UB-MC5ABR3-SD204-4S-TB NMP CONN RECEPT USB MICRO AB R/A SMT
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
ADUC841BSZ62-5 制造商:Analog Devices 功能描述:8-Bit Microcontroller IC
ADUC842 制造商:AD 制造商全稱:Analog Devices 功能描述:12- Bit ADCs and DACs with Embedded Hi-Speed 62KB FLASH MCU
ADUC842BCP 制造商:AD 制造商全稱:Analog Devices 功能描述:12- Bit ADCs and DACs with Embedded Hi-Speed 62KB FLASH MCU
ADUC842BCP32-3 制造商:Rochester Electronics LLC 功能描述:8BIT CISC 62KB FLASH 16.7MHZ 3.3V 56LFCSP - Bulk 制造商:Analog Devices 功能描述:
ADUC842BCP32-5 制造商:Analog Devices 功能描述:MCU 8-Bit ADuC8xx 8052 CISC 62KB Flash 5V 56-Pin LFCSP EP
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*