- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄11204 > ADUC7036DCPZ-RL (Analog Devices Inc)IC MCU 96K FLASH DUAL 48LFCSP PDF資料下載
參數(shù)資料
| 型號(hào)： | ADUC7036DCPZ-RL |
| 廠商： | Analog Devices Inc |
| 文件頁(yè)數(shù)： | 99/132頁(yè) |
| 文件大?。?/td> | 0K |
| 描述： | IC MCU 96K FLASH DUAL 48LFCSP |
| 標(biāo)準(zhǔn)包裝： | 2,500 |
| 系列： | MicroConverter® ADuC7xxx |
| 核心處理器： | ARM7 |
| 芯體尺寸： | 16/32-位 |
| 速度： | 20.48MHz |
| 連通性： | LIN，SPI，UART/USART |
| 外圍設(shè)備： | PSM，溫度傳感器，WDT |
| 輸入/輸出數(shù)： | 9 |
| 程序存儲(chǔ)器容量： | 96KB（48K x 16） |
| 程序存儲(chǔ)器類(lèi)型： | 閃存 |
| RAM 容量： | 1.5K x 32 |
| 電壓 - 電源 (Vcc/Vdd)： | 3.5 V ~ 18 V |
| 數(shù)據(jù)轉(zhuǎn)換器： | A/D 2x16b |
| 振蕩器型： | 內(nèi)部 |
| 工作溫度： | -40°C ~ 115°C |
| 封裝/外殼： | 48-VFQFN 裸露焊盤(pán)，CSP |
| 包裝： | 帶卷 (TR) |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)當(dāng)前第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)第120頁(yè)第121頁(yè)第122頁(yè)第123頁(yè)第124頁(yè)第125頁(yè)第126頁(yè)第127頁(yè)第128頁(yè)第129頁(yè)第130頁(yè)第131頁(yè)第132頁(yè)
ADuC7036
Rev. C | Page 69 of 132
Normal Interrupt (IRQ) Request
The IRQ request is the exception signal allowed to enter the
processor in IRQ mode. It is used to service general-purpose
interrupt handling of internal and external events.
All 32 bits of the IRQSTA MMR are OR’ed to create a single
IRQ signal to the ARM7TDMI core. The four 32-bit registers
dedicated to IRQ are described in the IRQSTA Register to the
IRQCLR Register sections.
IRQSTA Register
Name: IRQSTA
Adress: 0xFFFF0000
Default Value: 0x00000000
Access: Read only
Function: This register provides the status of the IRQ source
that is currently enabled by IRQ source status (see Figure 32).
When a bit in this register is set to 1, the corresponding source
generates an active IRQ request to the ARM7TDMI core. There
is no priority encoder or interrupt vector generation. This
function is implemented in software in a common interrupt
handler routine.
IRQSIG Register
Name: IRQSIG
Address: 0xFFFF0004
Default Value: 0x00000000
Access: Read only
Function: This 32-bit register reflects the status of the different
IRQ sources. If a peripheral generates an IRQ signal, the corres-
ponding bit in the IRQSIG is set; otherwise, the corresponding
bit is cleared. The IRQSIG bits are cleared when the interrupt in
the particular peripheral is cleared. All IRQ sources can be masked
in the IRQEN MMR. IRQSIG is read only.
IRQEN Register
Name: IRQEN
Address: 0xFFFF0008
Default Value: 0x00000000
Access: Read/write
Function: This register provides the value of the current enable
mask. When a bit in this register is set to 1, the corresponding
source request is enabled to create an IRQ exception signal.
When a bit is set to 0, the corresponding source request is
disabled or masked and does not create an IRQ exception signal.
The IRQEN register cannot be used to disable an interrupt.
IRQCLR Register
Name: IRQCLR
Address: 0xFFFF000C
Access: Write only
Function: This register allows the IRQEN register to clear to
mask an interrupt source. Each bit set to 1 clears the corresponding
bit in the IRQEN register without affecting the remaining bits.
When used as a pair of registers, IRQEN and IRQCLR allow
independent manipulation of the enable mask without requiring
an automatic read-modify-write instruction.
Fast Interrupt Request (FIQ)
The FIQ is the exception signal allowed to enter the processor in
FIQ mode. It is provided to service data transfer or communication
channel tasks with low latency. The FIQ interface is identical
to the IRQ interface and provides the second-level interrupt
(highest priority). Four 32-bit registers are dedicated to FIQ:
FIQSIG, FIQEN, FIQCLR, and FIQSTA.
All 32 bits of the FIQSTA MMR are OR’ed to create the FIQ signal
to the core and to Bit 0 of both the FIQ and IRQ registers (FIQ
source).
The logic for FIQEN and FIQCLR does not allow an interrupt
source to be enabled in both IRQ and FIQ masks. As a side effect,
a bit set to 1 in FIQEN clears the same bit in IRQEN. Likewise, a
bit set to 1 in IRQEN clears the same bit in FIQEN. An interrupt
source can be disabled in both IRQEN and FIQEN masks.
Programmed Interrupts
Because the programmed interrupts are not maskable, they are
controlled by another register, SWICFG, that writes into both
IRQSTA and IRQSIG registers and/or the FIQSTA and FIQSIG
registers at the same time.
The 32-bit register dedicated to software interrupt is SWICFG;
it is described in Table 51. This MMR allows the control of a pro-
grammed source interrupt.
Table 51. SWICFG MMR Bit Designations
Bit
Description
31 to 3
Reserved.
2
Programmed interrupt FIQ.
Setting/clearing this bit corresponds to setting/clearing
Bit 1 of FIQSTA and FIQSIG.
1
Programmed interrupt IRQ.
Setting/clearing this bit corresponds to setting/clearing
Bit 1 of IRQSTA and IRQSIG.
0
Reserved.
Note that any interrupt signal must be active for at least the
minimum interrupt latency time to be detected by the interrupt
controller and by the user in the IRQSTA or FIQSTA register.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| ADUC7036BCPZ-RL | IC SENSOR AUTO 96K FLASH 48LFCSP |
| ADUC7019BCPZ62IRL7 | IC MCU 12BIT 1MSPS I2C 40-LFCSP |
| AT91M42800A-33AU-999 | IC MCU 32BIT RISC 144LQFP |
| ADUC7027BSTZ62-RL | IC MCU 12BIT 1MSPS UART 80-LQFP |
| MB91F267APMC-GE1 | IC MCU FLASH 128KB FLASH 64LQFP |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| ADUC7038WBCPZ-RL | 制造商:Analog Devices 功能描述:FLASH 64K ARM7 DUAL 16-BIT ADC 制造商:Analog Devices 功能描述:FLASH 64K ARM7 DUAL 16-BIT ADC LIN I.C. - Tape and Reel 制造商:Analog Devices 功能描述:IC MCU ARM7 制造商:Analog Devices 功能描述:ARM Microcontrollers - MCU Flash 64k ARM7 Dual 16-Bit ADC LIN IC 制造商:Analog Devices 功能描述:Flash 64k ARM7 Dual 16-Bit ADC LIN I.C. |
| ADUC7039 | 制造商:AD 制造商全稱(chēng):Analog Devices 功能描述:Integrated, Precision Battery Sensor for Automotive Systems |
| ADUC7039BCP6Z | 功能描述:IC MCU ARM7 BATT SENSER 32LFCSP RoHS:否 類(lèi)別:集成電路 (IC) >> 嵌入式 - 微控制器， 系列:MicroConverter® ADuC7xxx 標(biāo)準(zhǔn)包裝:250 系列:LPC11Uxx 核心處理器:ARM? Cortex?-M0 芯體尺寸:32-位 速度:50MHz 連通性:I²C，Microwire，SPI，SSI，SSP，UART/USART，USB 外圍設(shè)備:欠壓檢測(cè)/復(fù)位，POR，WDT 輸入/輸出數(shù):40 程序存儲(chǔ)器容量:96KB（96K x 8） 程序存儲(chǔ)器類(lèi)型:閃存 EEPROM 大小:4K x 8 RAM 容量:10K x 8 電壓 - 電源 (Vcc/Vdd):1.8 V ~ 3.6 V 數(shù)據(jù)轉(zhuǎn)換器:A/D 8x10b 振蕩器型:內(nèi)部 工作溫度:-40°C ~ 85°C 封裝/外殼:48-LQFP 包裝:托盤(pán) 其它名稱(chēng):568-9587 |
| ADUC7039BCP6Z-RL | 功能描述:IC MCU ARM7 BATT SENSER 32LFCSP RoHS:否 類(lèi)別:集成電路 (IC) >> 嵌入式 - 微控制器， 系列:MicroConverter® ADuC7xxx 標(biāo)準(zhǔn)包裝:38 系列:Encore!® XP® 核心處理器:eZ8 芯體尺寸:8-位 速度:5MHz 連通性:IrDA，UART/USART 外圍設(shè)備:欠壓檢測(cè)/復(fù)位，LED，POR，PWM，WDT 輸入/輸出數(shù):16 程序存儲(chǔ)器容量:4KB（4K x 8） 程序存儲(chǔ)器類(lèi)型:閃存 EEPROM 大小:- RAM 容量:1K x 8 電壓 - 電源 (Vcc/Vdd):2.7 V ~ 3.6 V 數(shù)據(jù)轉(zhuǎn)換器:- 振蕩器型:內(nèi)部 工作溫度:-40°C ~ 105°C 封裝/外殼:20-SOIC（0.295"，7.50mm 寬） 包裝:管件 其它名稱(chēng):269-4116Z8F0413SH005EG-ND |
| ADUC7039WBCPZ | 制造商:Analog Devices 功能描述:FLASH 64K ARM7 DUAL 16-BIT ADC LIN I.C. - Trays 制造商:Analog Devices 功能描述:IC MCU ARM7 64KB FLASH 32LFCSP 制造商:Analog Devices 功能描述:Flash 64k ARM7 Dual 16-Bit ADC LIN I.C. |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。