參數(shù)資料
型號： ADUC7036DCPZ-RL
廠商： Analog Devices Inc
文件頁數(shù)： 32/132頁
文件大?。?/td> 0K
描述： IC MCU 96K FLASH DUAL 48LFCSP
標(biāo)準(zhǔn)包裝： 2,500
系列： MicroConverter® ADuC7xxx
核心處理器： ARM7
芯體尺寸： 16/32-位
速度： 20.48MHz
連通性： LIN，SPI，UART/USART
外圍設(shè)備： PSM，溫度傳感器，WDT
輸入/輸出數(shù)： 9
程序存儲器容量： 96KB（48K x 16）
程序存儲器類型： 閃存
RAM 容量： 1.5K x 32
電壓 - 電源 (Vcc/Vdd)： 3.5 V ~ 18 V
數(shù)據(jù)轉(zhuǎn)換器： A/D 2x16b
振蕩器型： 內(nèi)部
工作溫度： -40°C ~ 115°C
封裝/外殼： 48-VFQFN 裸露焊盤，CSP
包裝： 帶卷 (TR)
ADuC7036
Rev. C | Page 127 of 132
TRANSMIT DATA
TO MASTER
TRANSMIT SECOND
PARITY BIT
RECEIVE DATA
FROM MASTER
RECEIVE SECOND
PARITY BIT
RECEIVE
SYNCHRONIZATION
PULSES
RECEIVE
DIRECTION
BIT
RECEIVE
SLAVE
ADDRESS
RECEIVE
REGISTER
ADDRESS
RECEIVE FIRST
PARITY BIT
TRANSMIT
ACK/NACK
INITIALIZE BSD
HARDWARE/
SOFTWARE
07
47
4-
0
54
BSD DATA TRANSMISSION
User code forces the GPIO_12 signal low for a specified time to
transmit data in BSD mode. In addition, user code uses the sync
timer (LHSVAL0), the LHS sync capture register (LHSCAP), and
the LHS sync compare register (LHSCMP) to determine the
length of time that the BSD bus should be held low for bit
transmissions in the 0 or 1 state.
As described in the BSD Example Pulse Widths section, even
when the slave is transmitting, the master always starts the bit
transmission period by pulling the BSD bus low. If BSD mode
is selected (LHSCON0[6] = 1), the LIN sync timer value is
captured in LHSCAP on every falling edge of the BSD bus.
The LIN sync timer runs continuously in BSD mode.
Then, user code can immediately force GPIO_12 low and read
the captured timer value from LHSCAP. Next, the user can calcu-
late how many clock periods (with a 5 MHz clock) should elapse
before the GPIO_12 is driven high for a pulse width in the 0 or
1 state. The calcaulated number can be added to the LHSCAP
value and written into the LHSCMP register. If LHSCON0[5] is
set, the sync timer, which continues to count (being clocked by
a 5 MHz clock), eventually equals the LHSCMP value and
generates an LHS compare interrupt (LHSSTA[3]).
The response to this interrupt should be to force the GPIO_12
signal (and, therefore, the BSD bus) high. The software control
of the GPIO_12 signal, along with the correct use of the LIN
synchronization timers, ensures that valid pulse widths in the
0 and 1 states can be transmitted from the ADuC7036, as shown
in Figure 59. Again, care must be taken if switching from BSD
write mode to BSD read mode, as described in Table 93 (see the
LHSCON0[8] bit.)
Figure 57. BSD Slave Node State Machine
BSD PERIOD
IN 0 STATE
BSD PERIOD
IN 1 STATE
LHSVAL0 LOADED
INTO LHSCAP HERE
2
MASTER DRIVES
BSD BUS LOW
1
SOFTWARE ASSERTS
BSD LOW HERE
3
SOFTWARE DEASSERTS
BSD HIGH HERE
5
LHSCMP = LHSVAL0
INTERRUPT GENERATED
HERE
4
07
47
4-
05
6
BSD DATA RECEPTION
To receive data, the LIN/BSD peripheral must first be con-
figured in BSD mode where LHSCON0[6] = 1. In this mode,
LHSCON0[8] should be set to ensure that the LHS break timer
section) generates an interrupt on the rising edge of the BSD bus.
The LHS break timer is cleared and starts counting on the falling
edge of the BSD bus; the timer is subsequently stopped and
generates an interrupt on the rising edge of the BSD bus. Given
that the LHS break timer is clocked by the low power 131 kHz
oscillator, the value in LHSVAL1 can be interpreted by user code
to determine if the received data bit is a BSD sync pulse, 0, or 1.
Figure 59. Master Read, Slave Transmit
WAKE-UP FROM BSD INTERFACE
The MCU core can be awakened from power-down via the BSD
physical interface. Before entering power-down mode, user code
should enable the start condition interrupt (LHSCON0[3]). When
this interrupt is enabled, a high-to-low transition on the LIN/BSD
pin generates an interrupt event and wakes up the MCU core.
BSD PERIOD
IN 0 STATE
BSD PERIOD
IN 1 STATE
LHSVAL1 CLEARED
AND STARTS COUNTING
ON THIS EDGE
1
LHSVAL1 STOPPED
AND GENERATES
INTERRUPT ON THIS EDGE
2
07
47
4-
05
5
Figure 58. Master Transmit, Slave Read
相關(guān)PDF資料
PDF描述
ADUC7036BCPZ-RL IC SENSOR AUTO 96K FLASH 48LFCSP
ADUC7019BCPZ62IRL7 IC MCU 12BIT 1MSPS I2C 40-LFCSP
AT91M42800A-33AU-999 IC MCU 32BIT RISC 144LQFP
ADUC7027BSTZ62-RL IC MCU 12BIT 1MSPS UART 80-LQFP
MB91F267APMC-GE1 IC MCU FLASH 128KB FLASH 64LQFP
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
ADUC7038WBCPZ-RL 制造商:Analog Devices 功能描述:FLASH 64K ARM7 DUAL 16-BIT ADC 制造商:Analog Devices 功能描述:FLASH 64K ARM7 DUAL 16-BIT ADC LIN I.C. - Tape and Reel 制造商:Analog Devices 功能描述:IC MCU ARM7 制造商:Analog Devices 功能描述:ARM Microcontrollers - MCU Flash 64k ARM7 Dual 16-Bit ADC LIN IC 制造商:Analog Devices 功能描述:Flash 64k ARM7 Dual 16-Bit ADC LIN I.C.
ADUC7039 制造商:AD 制造商全稱:Analog Devices 功能描述:Integrated, Precision Battery Sensor for Automotive Systems
ADUC7039BCP6Z 功能描述:IC MCU ARM7 BATT SENSER 32LFCSP RoHS:否 類別:集成電路 (IC) >> 嵌入式 - 微控制器， 系列:MicroConverter® ADuC7xxx 標(biāo)準(zhǔn)包裝:250 系列:LPC11Uxx 核心處理器:ARM? Cortex?-M0 芯體尺寸:32-位 速度:50MHz 連通性:I²C，Microwire，SPI，SSI，SSP，UART/USART，USB 外圍設(shè)備:欠壓檢測/復(fù)位，POR，WDT 輸入/輸出數(shù):40 程序存儲器容量:96KB（96K x 8） 程序存儲器類型:閃存 EEPROM 大小:4K x 8 RAM 容量:10K x 8 電壓 - 電源 (Vcc/Vdd):1.8 V ~ 3.6 V 數(shù)據(jù)轉(zhuǎn)換器:A/D 8x10b 振蕩器型:內(nèi)部 工作溫度:-40°C ~ 85°C 封裝/外殼:48-LQFP 包裝:托盤 其它名稱:568-9587
ADUC7039BCP6Z-RL 功能描述:IC MCU ARM7 BATT SENSER 32LFCSP RoHS:否 類別:集成電路 (IC) >> 嵌入式 - 微控制器， 系列:MicroConverter® ADuC7xxx 標(biāo)準(zhǔn)包裝:38 系列:Encore!® XP® 核心處理器:eZ8 芯體尺寸:8-位 速度:5MHz 連通性:IrDA，UART/USART 外圍設(shè)備:欠壓檢測/復(fù)位，LED，POR，PWM，WDT 輸入/輸出數(shù):16 程序存儲器容量:4KB（4K x 8） 程序存儲器類型:閃存 EEPROM 大小:- RAM 容量:1K x 8 電壓 - 電源 (Vcc/Vdd):2.7 V ~ 3.6 V 數(shù)據(jù)轉(zhuǎn)換器:- 振蕩器型:內(nèi)部 工作溫度:-40°C ~ 105°C 封裝/外殼:20-SOIC（0.295"，7.50mm 寬） 包裝:管件 其它名稱:269-4116Z8F0413SH005EG-ND
ADUC7039WBCPZ 制造商:Analog Devices 功能描述:FLASH 64K ARM7 DUAL 16-BIT ADC LIN I.C. - Trays 制造商:Analog Devices 功能描述:IC MCU ARM7 64KB FLASH 32LFCSP 制造商:Analog Devices 功能描述:Flash 64k ARM7 Dual 16-Bit ADC LIN I.C.
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*