參數(shù)資料
型號： ADSP-2192M
廠商： Analog Devices, Inc.
元件分類： 數(shù)字信號處理
英文描述： DSP Microcomputer
中文描述： DSP微機(jī)
文件頁數(shù)： 21/40頁
文件大?。?/td> 1307K
代理商： ADSP-2192M
–21–
REV. 0
ADSP-2192M
The DSP memory interface on the ADSP-2192M only allows
reads/writes of 16-bit words. It cannot handle byte transactions.
Therefore, a 64-byte maxpacketsize means 32 DSP words. A
single byte cannot be transferred to/from the DSP. Endpoint 0
does not have this limitation. Because these FIFOs exist in DSP
memory, the DSP shares some pointer management tasks with
the USB core. For OUT transactions, the write pointer is con-
trolled by the USB core, while the read pointer is governed by
the DSP. The opposite is true for IN transactions.
Both the write and read pointers for each memory buffer would
begin at zero. All USB buffers operate in a circular fashion. Once
a pointer reaches the end of the buffer, it will need to be set back
to zero.
OUT Transactions (Host to Device)
When an OUT transaction arrives for a particular endpoint, the
USB core calculates the difference between the write and read
pointers to determine the amount of room available in the FIFOs.
If all of the OUT data arrives and the write pointer never catches
up to the read pointer, that data is Backed and the USB core
updates the Memory Buffer Write Offset register.
If at any time during the transaction the two pointers collide, the
USB block responds with a NAK indicating that the host must
resend the same data packet; in that case, the write pointer
remains unchanged.
If for some reason the host sends more data than the maxpack-
etsize, the USB core accepts it, as long as there is sufficient room
in the FIFO.
Because the DSP controls the read pointer, it must perform a
similar calculation to determine if there is sufficient data in the
FIFO to begin processing. Once The DSP has consumed some
amount of data, it will need to update the Memory Buffer Read
Offset register.
IN Transactions (Device to Host)
When an IN transaction arrives for a particular endpoint, the
USB core once again computes how much read data is available
in the FIFO. It also determines if the amount of read data is
greater than or equal to the maxpacketsize. If both conditions are
met, the USB core will transfer the data. Upon receiving ACK
from the host, the USB core updates the Memory Buffer Read
Offset register.
If the amount of read data is less than the maxpacketsize (a short
packet), the USB core determines whether to send the data based
upon a NAK count limit. This is a 4-bit field in the Endpoint
Stall Policy register that can be programmed with a value indi-
cating how many NAKs should be sent prior to transmitting a
short packet. This allows flexibility in determining how IRPs are
retired via short packets.
Because the DSP controls the write pointer, it must determine if
there is sufficient room in the FIFO for placing new data. Once
it has completed writes to the FIFO, it needs to update the
Memory Buffer Write Offset register.
Sub-ISA Interface
In systems that combine the ADSP-2192M chip with other
devices on a single PCI interface, the ADSP-2192M Sub-ISA
mode is used to provide a simpler interface (to a PCI function
ASIC), which bypasses the ADSP-2192M’s PCI interface.
In this mode, the Combo Master assumes all responsibility for
interfacing the function to the PCI bus, including provision of
Configuration Space registers for the ADSP-2192M system as a
separate PnP function. In Sub-ISA Mode the PCI Pins are recon-
figured for ISA operation as shown in
Table 23
.
Table 23. Sub-ISA (PCI) Pin Descriptions
Pin Name
AD[15:0]
AD[18:16]
AD[31:22]
RST
CBE0
CBE1
CBE2
INTA
AD21
AD20
AD19
PME
CLK
CLKRUN
CLKRUN
PCI Direction
1
In/Out
In/Out
In/Out
In
In/Out
In/Out
In/Out
Out (o/d)
In/Out
In/Out
In/Out
Out (o/d)
In
In/Out
Out
ISA Alias
ISAD[15:0]
ISAA[3:1]
Unused
RST
IOW
IOR
AEN
IRQ
PDW1
PDW0
PME_EN
PMERQ
Unused
IOCHRDY
IOCHRDY
ISA Direction
In/Out
In
In
In
In
In
In
Out
In
In
In
Out (o/d)
In
Out
Out
ISA Description
Data
Register Address
Tie to GND in Sub-ISA Mode
Reset
Write Strobe
Read Strobe
Chip Select (Access Enable)
(CMOS) Interrupt (Active High)
PCI D-state MSB (inverted) Power-Down
PCI D-state LSB (inverted) Power-Down
PME Enable
Power Management Event
Tie to GND in Sub-ISA Mode
I/O Ready
Acknowledge
1
o/d = Open Drain
相關(guān)PDF資料
PDF描述
ADSP-21992 Mixed Signal DSP Controller With CAN
ADSP-21992YST Mixed Signal DSP Controller With CAN
ADSP-21MOD970-510 Multiport Internet Gateway Processor Data Pump Solution(多端口網(wǎng)關(guān)處理器數(shù)據(jù)泵解決方案)
ADSP-21mod970 Multi-Port Internet Gateway Processor(多口網(wǎng)關(guān)處理器)
ADSP-21msp58 DSP Microcomputer(DSP 微計算機(jī))
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
ADSP-2195MBCA-140 制造商:Analog Devices 功能描述:DSP Fixed-Point 24-Bit 140MHz 140MIPS 144-Pin CSP-BGA 制造商:Rochester Electronics LLC 功能描述:16-BIT,140 MIPS, 2.5V, 80KBYTES RAM - Bulk
ADSP-2195MBST-140 功能描述:IC DSP CONTROLLER 16BIT 144LQFP RoHS:否 類別:集成電路 (IC) >> 嵌入式 - DSP（數(shù)字式信號處理器） 系列:ADSP-21xx 標(biāo)準(zhǔn)包裝:40 系列:TMS320DM64x, DaVinci™ 類型:定點 接口:I²C，McASP，McBSP 時鐘速率:400MHz 非易失內(nèi)存:外部 芯片上RAM:160kB 電壓 - 輸入/輸出:3.30V 電壓 - 核心:1.20V 工作溫度:0°C ~ 90°C 安裝類型:表面貼裝 封裝/外殼:548-BBGA，F(xiàn)CBGA 供應(yīng)商設(shè)備封裝:548-FCBGA（27x27） 包裝:托盤 配用:TMDSDMK642-0E-ND - DEVELPER KIT W/NTSC CAMERA296-23038-ND - DSP STARTER KIT FOR TMS320C6416296-23059-ND - FLASHBURN PORTING KIT296-23058-ND - EVAL MODULE FOR DM642TMDSDMK642-ND - DEVELOPER KIT W/NTSC CAMERA
ADSP-2195MKCA-160 制造商:Analog Devices 功能描述:DSP Fixed-Point 24-Bit 160MHz 160MIPS 144-Pin CSP-BGA 制造商:Rochester Electronics LLC 功能描述:16-BIT,160 MIPS, 2.5V, 80KBYTES RAM - Bulk
ADSP-2195MKST-160 制造商:Analog Devices 功能描述:DSP Fixed-Point 24-Bit 160MHz 160MIPS 144-Pin LQFP 制造商:Analog Devices 功能描述:IC MICROCOMPUTER 16-BIT
adsp-2196mbca-140 制造商:Analog Devices 功能描述:
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺，查看報價

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*