t" />
鍙冩暩(sh霉)璩囨枡
鍨嬭櫉锛� ADN4605ABPZ
寤犲晢锛� Analog Devices Inc
鏂囦欢闋佹暩(sh霉)锛� 53/56闋�
鏂囦欢澶у皬锛� 0K
鎻忚堪锛� IC CROSSPOINT SWITCH 352BGA
妯�(bi膩o)婧�(zh菙n)鍖呰锛� 1
绯诲垪锛� XStream™
鍔熻兘锛� 浜ゅ弶榛�(di菐n)闁嬮棞(gu膩n)
闆昏矾锛� 1 x 40:40
闆诲闆绘簮锛� 鍠浕婧�
闆诲 - 闆绘簮锛屽柈璺�/闆欒矾(±)锛� 2.25 V ~ 3.6 V
闆绘祦 - 闆绘簮锛� 55mA
宸ヤ綔婧害锛� -40°C ~ 85°C
瀹夎椤炲瀷锛� 琛ㄩ潰璨艰
灏佽/澶栨锛� 352-LBGA 瑁搁湶鐒婄洡
渚涙噳(y墨ng)鍟嗚ō(sh猫)鍌欏皝瑁濓細 352-BGA-EP锛�35x35锛�
鍖呰锛� 鎵樼洡
ADN4605
Data Sheet
Rev. A | Page 6 of 56
PARALLEL MODE SPECIFICATIONS
UPDATE
1
0
WE
D7:D0
A7:A0
1
0
CS
1
0
1
t6
t8
t3
t5
t1
t2
t4
t7
09796-
004
Figure 4. Parallel Mode Write Cycle
Table 4. Parallel Mode Write Cycle Timing Specifications
Limit
Parameter
Symbol
Min
Typ
Max
Unit
Chip Select Setup Time
t1
0
ns
Parallel Data Setup Time
t2
0
ns
WE Pulse Width
t3
30
50
ns
Parallel Data Hold Time
t4
25
ns
WE Pulse Separation
t5
25
ns
WE to UPDATE Delay
t6
40
ns
UPDATE Pulse Width
t7
30
ns
Chip Select Hold Time
t8
0
ns
Reset Pulse Width
20
ns
1
0
RE
CS
1
0
D7:D0
DATA (ADDR 1)
ADDR 1
1
0
ADDR 2
A7:A0
1
0
DATA (ADDR 2)
t1
t2
t6
t5
t3
t4
09796-
005
Figure 5. Parallel Mode Read Cycle
Table 5. Parallel Mode Read Cycle Timing Specifications
Limit
Parameter
Symbol
Min
Typ
Max
Unit
Chip Select Setup Time
t1
0
ns
Parallel
RE Setup to Valid Time
t2
10
ns
Data Access Time
t3
25
50
ns
Address to
RE Hold Time
t4
25
ns
Data to
RE Hold Time
t5
25
ns
Chip Select Hold Time
t6
5
ns
鐩搁棞(gu膩n)PDF璩囨枡
PDF鎻忚堪
ADN4661BRZ-REEL7 IC DRIVER DIFF LVDS 1CH 8SOIC
ADN4662BRZ-REEL7 IC RCVR DIFF LVDS 1CH 8SOIC
ADN4663BRZ-REEL7 IC DRIVER DIFF LVDS 2CH 8SOIC
ADN4664BRZ-REEL7 IC RCVR DIFF LVDS 2CH 8SOIC
ADN4665ARZ-REEL7 IC DRIVER DIFF LVDS QUAD 16SOIC
鐩搁棞(gu膩n)浠ｇ悊鍟�/鎶€琛�(sh霉)鍙冩暩(sh霉)
鍙冩暩(sh霉)鎻忚堪
ADN4605-EVALZ 鍔熻兘鎻忚堪:BOARD EVAL FOR ADN4605 RoHS:鏄� 椤炲垾:绶ㄧ▼鍣�锛岄枊鐧�(f膩)绯荤当(t菕ng) >> 瑭曚及婕旂ず鏉垮拰濂椾欢 绯诲垪:* 妯�(bi膩o)婧�(zh菙n)鍖呰:1 绯诲垪:PCI Express® (PCIe) 涓昏鐩殑:鎺ュ彛锛屾敹鐧�(f膩)鍣�锛孭CI Express 宓屽叆寮�:- 宸茬敤 IC / 闆朵欢:DS80PCI800 涓昏灞€�:- 娆¤灞€�:- 宸蹭緵鐗╁搧:鏉�
ADN4612 鍒堕€犲晢:AD 鍒堕€犲晢鍏ㄧū:Analog Devices 鍔熻兘鎻忚堪:11.3 Gbps 12X12 Digital Crosspoint
ADN4612ACPZ 鍔熻兘鎻忚堪:妯℃摤鍜屾暩(sh霉)瀛椾氦鍙夐粸(di菐n) IC 12X12 Digital Crosspoint X-Grade RoHS:鍚� 鍒堕€犲晢:Micrel 閰嶇疆:2 x 2 灏佽 / 绠遍珨:MLF-16 鏁�(sh霉)鎿�(j霉)閫熺巼:10.7 Gbps 杓稿叆闆诲钩:CML, LVDS, LVPECL 杓稿嚭闆诲钩:CML 闆绘簮闆诲-鏈€澶�:3.6 V 闆绘簮闆诲-鏈€灏�:2.375 V 鏈€澶у伐浣滄韩搴�:+ 85 C 鏈€灏忓伐浣滄韩搴�:- 40 C 鐢�(ch菐n)鍝�:Digital Crosspoint 灏佽:Tube
ADN4650BRSZ 鍔熻兘鎻忚堪:General Purpose Digital Isolator 3750Vrms 2 Channel 600Mbps 25kV/渭s CMTI 20-SSOP (0.209", 5.30mm Width) 鍒堕€犲晢:analog devices inc. 绯诲垪:iCoupler? 鍖呰:鎵樼洡 闆朵欢鐙€鎱�(t脿i):鍦ㄥ敭 鎶€琛�(sh霉):纾佽€﹀悎 椤炲瀷:閫氱敤 闅旈洟寮忛浕婧�:鐒� 閫氶亾鏁�(sh霉):2 杓稿叆 - 杓稿叆鍋�(c猫) 1/杓稿叆鍋�(c猫) 2:2/0 閫氶亾椤炲瀷:鍠悜 闆诲 - 闅旈洟:3750Vrms 鍏辨ā鐬厠(t脿i)鎶楁摼搴︼紙鏈€灏忓€硷級:25kV/渭s 鏁�(sh霉)鎿�(j霉)閫熺巼:600Mbps 鍌虫挱寤堕伈 tpLH / tpHL锛堟渶澶у€硷級:4.5ns锛�4.5ns 鑴堝澶辩湡锛堟渶澶э級:- 涓婂崌/涓嬮檷鏅傞枔锛堝吀鍨嬪€硷級:350ps锛�350ps锛堟渶澶э級 闆诲 - 闆绘簮:2.375 V ~ 2.625 V 宸ヤ綔婧害:-40掳C ~ 125掳C 灏佽/澶栨:20-SSOP锛�0.209"锛�5.30mm 瀵級 渚涙噳(y墨ng)鍟嗗櫒浠跺皝瑁�:20-SSOP 妯�(bi膩o)婧�(zh菙n)鍖呰:66
ADN4650BRSZ-RL7 鍔熻兘鎻忚堪:General Purpose Digital Isolator 3750Vrms 2 Channel 600Mbps 25kV/渭s CMTI 20-SSOP (0.209", 5.30mm Width) 鍒堕€犲晢:analog devices inc. 绯诲垪:iCoupler? 鍖呰:鍓垏甯讹紙CT锛� 闆朵欢鐙€鎱�(t脿i):鍦ㄥ敭 鎶€琛�(sh霉):纾佽€﹀悎 椤炲瀷:閫氱敤 闅旈洟寮忛浕婧�:鐒� 閫氶亾鏁�(sh霉):2 杓稿叆 - 杓稿叆鍋�(c猫) 1/杓稿叆鍋�(c猫) 2:2/0 閫氶亾椤炲瀷:鍠悜 闆诲 - 闅旈洟:3750Vrms 鍏辨ā鐬厠(t脿i)鎶楁摼搴︼紙鏈€灏忓€硷級:25kV/渭s 鏁�(sh霉)鎿�(j霉)閫熺巼:600Mbps 鍌虫挱寤堕伈 tpLH / tpHL锛堟渶澶у€硷級:4.5ns锛�4.5ns 鑴堝澶辩湡锛堟渶澶э級:- 涓婂崌/涓嬮檷鏅傞枔锛堝吀鍨嬪€硷級:350ps锛�350ps锛堟渶澶э級 闆诲 - 闆绘簮:2.375 V ~ 2.625 V 宸ヤ綔婧害:-40掳C ~ 125掳C 灏佽/澶栨:20-SSOP锛�0.209"锛�5.30mm 瀵級 渚涙噳(y墨ng)鍟嗗櫒浠跺皝瑁�:20-SSOP 妯�(bi膩o)婧�(zh菙n)鍖呰:1
鐧�(f膩)甯冪穵鎬ラ噰璩�锛�3鍒嗛悩宸﹀彸鎮ㄥ皣寰楀埌鍥炲京(f霉)銆�

閲囪臣闇€姹�

(鑻ュ彧閲囪臣涓€姊濆瀷铏�锛屽～瀵竴琛屽嵆鍙�)

鐧�(f膩)甯冩垚鍔�锛佹偍鍙互绻肩簩(x霉)鐧�(f膩)甯冮噰璩�銆備篃鍙互閫�(j矛n)鍏ユ垜鐨勫悗鑷�锛屾煡鐪嬪牨鍍�

鐧�(f膩)甯冩垚鍔燂紒鎮ㄥ彲浠ョ辜绾�(x霉)鐧�(f膩)甯冮噰璩�銆備篃鍙互閫�(j矛n)鍏ユ垜鐨勫悗鑷�锛屾煡鐪嬪牨鍍�

*鍨嬭櫉 *鏁�(sh霉)閲� 寤犲晢 鎵硅櫉 灏佽
娣诲姞鏇村閲囪臣

鎴戠殑鑱�(li谩n)绯绘柟寮�

*
*
*
    • 鎴�
    • 閲囪喘
    • 鎼滅储
    • 浼氬憳