- 鎮ㄧ従(xi脿n)鍦ㄧ殑浣嶇疆锛�璨疯常IC缍�(w菐ng) > PDF鐩寗1899 > ADN4605ABPZ (Analog Devices Inc)IC CROSSPOINT SWITCH 352BGA PDF璩囨枡涓嬭級
鍙冩暩(sh霉)璩囨枡
| 鍨嬭櫉锛� | ADN4605ABPZ |
| 寤犲晢锛� | Analog Devices Inc |
| 鏂囦欢闋佹暩(sh霉)锛� | 27/56闋� |
| 鏂囦欢澶�?銆�?/td> | 0K |
| 鎻忚堪锛� | IC CROSSPOINT SWITCH 352BGA |
| 妯�(bi膩o)婧�(zh菙n)鍖呰锛� | 1 |
| 绯诲垪锛� | XStream™ |
| 鍔熻兘锛� | 浜ゅ弶榛�(di菐n)闁嬮棞(gu膩n) |
| 闆昏矾锛� | 1 x 40:40 |
| 闆诲闆绘簮锛� | 鍠浕婧� |
| 闆诲 - 闆绘簮锛屽柈璺�/闆欒矾(±)锛� | 2.25 V ~ 3.6 V |
| 闆绘祦 - 闆绘簮锛� | 55mA |
| 宸ヤ綔婧害锛� | -40°C ~ 85°C |
| 瀹夎椤炲瀷锛� | 琛ㄩ潰璨艰 |
| 灏佽/澶栨锛� | 352-LBGA 瑁搁湶鐒婄洡 |
| 渚涙噳(y墨ng)鍟嗚ō(sh猫)鍌欏皝瑁濓細 | 352-BGA-EP锛�35x35锛� |
| 鍖呰锛� | 鎵樼洡 |
绗�1闋�绗�2闋�绗�3闋�绗�4闋�绗�5闋�绗�6闋�绗�7闋�绗�8闋�绗�9闋�绗�10闋�绗�11闋�绗�12闋�绗�13闋�绗�14闋�绗�15闋�绗�16闋�绗�17闋�绗�18闋�绗�19闋�绗�20闋�绗�21闋�绗�22闋�绗�23闋�绗�24闋�绗�25闋�绗�26闋�鐣�(d膩ng)鍓嶇27闋�绗�28闋�绗�29闋�绗�30闋�绗�31闋�绗�32闋�绗�33闋�绗�34闋�绗�35闋�绗�36闋�绗�37闋�绗�38闋�绗�39闋�绗�40闋�绗�41闋�绗�42闋�绗�43闋�绗�44闋�绗�45闋�绗�46闋�绗�47闋�绗�48闋�绗�49闋�绗�50闋�绗�51闋�绗�52闋�绗�53闋�绗�54闋�绗�55闋�绗�56闋�
Data Sheet
ADN4605
Rev. A | Page 33 of 56
I2C SERIAL CONTROL INTERFACE
interface. To access the I2C serial interface, both the SER/PAR
line and I2C/SPI lines must be held at logic high. The ADN4605
acts only as an I2C slave device. Therefore, the I2C bus in the
system needs to include an I2C master to configure the
The ADN4605 I2C interface can be run in the standard
(100 kHz) and fast (400 kHz) modes. The SDA line only
changes value when the SCL pin is low with two exceptions.
To indicate the beginning or continuation of a transfer, the
SDA pin is driven low while the SCL pin is high; to indicate
the end of a transfer, the SDA line is driven high while the
SCL line is high. Therefore, it is important to control the
SCL clock to toggle only when the SDA line is stable unless
indicating a start, repeated start, or stop condition. To establish
(ADDR[7:1]) need to be configured to the user-assigned I2C
device address as shown in Table 17.
Table 17. Example of I2C Device Address Assignment
A7
A6
A5
A4
A3
A2
A1
A0
I2C Device Address
1
0
1
0
X
0x90
1
0
1
0
1
X
0x92
1
0
1
0
1
0
X
0x94
1
0
1
0
1
X
0x96
I2C DATA WRITE
To write data to the ADN4605 register set, a microcontroller, or
any other I2C master, must send the appropriate control signals
to the ADN4605 slave device. The steps to be followed are listed
below; the signals are controlled by the I2C master unless other-
wise specified. A diagram of the procedure is shown in Figure 46.
1. Send a start condition (while holding the SCL line high,
pull the SDA line low).
2. Send the ADN4605 part address (seven bits) whose bits are
controlled by the input pins ADDR[7:1]. This transfer
should be MSB first.
3. Send the write indicator bit (0).
4. Wait for the ADN4605 to acknowledge the request.
5. Send the register address (eight bits) to which data is to be
written. This transfer should be MSB first.
6. Wait for the ADN4605 to acknowledge the request.
7. Send the data (eight bits) to be written to the register
whose address was set in Step 5. This transfer should be
MSB first.
8. Wait for the ADN4605 to acknowledge the request.
9. Do one or more of the following:
a. Send a stop condition (while holding the SCL line high,
pull the SDA line high) and release control of the bus.
b. Send a repeated start condition (while holding the
SCL line high, pull the SDA line low) and continue
with Step 2 of the write procedure (see the I2C Data
Write section) to perform a write.
c. Send a repeated start condition (while holding the
SCL line high, pull the SDA line low) and continue
with Step 2 of this procedure to perform a read from
another address.
d. Send a repeated start condition (while holding the
SCL line high, pull the SDA line low) and continue
with Step 8 of this procedure to perform a read from
the same address.
The ADN4605 write process is shown in Figure 46. The SCL
signal is shown along with a general write operation and a
specific example. In the example, Data 0x4B is written to
Address 0x6D of an ADN4605 part with a part address of 0x92.
The ADN4605 device address selections are more flexible than
shown. It is important to note that the SDA line only changes
when the SCL line is low, except for the case of sending a start,
stop, or repeated start condition, Step 1 and Step 9 in this case.
START
R/W ACK
ACK
STOP
DATA
ADDR
[1:0]
b10010
REGISTER ADDR
SCL
SDA
EXAMPLE
1
2
3
4
5
6
7
8
9a
09796-
013
Figure 46. I2C Write Diagram
鐩搁棞(gu膩n)PDF璩囨枡 |
PDF鎻忚堪 |
|---|---|
| ADN4661BRZ-REEL7 | IC DRIVER DIFF LVDS 1CH 8SOIC |
| ADN4662BRZ-REEL7 | IC RCVR DIFF LVDS 1CH 8SOIC |
| ADN4663BRZ-REEL7 | IC DRIVER DIFF LVDS 2CH 8SOIC |
| ADN4664BRZ-REEL7 | IC RCVR DIFF LVDS 2CH 8SOIC |
| ADN4665ARZ-REEL7 | IC DRIVER DIFF LVDS QUAD 16SOIC |
鐩搁棞(gu膩n)浠ｇ悊鍟�/鎶€琛�(sh霉)鍙冩暩(sh霉) |
鍙冩暩(sh霉)鎻忚堪 |
|---|---|
| ADN4605-EVALZ | 鍔熻兘鎻忚堪:BOARD EVAL FOR ADN4605 RoHS:鏄� 椤炲垾:绶ㄧ▼鍣�锛岄枊鐧�(f膩)绯荤当(t菕ng) >> 瑭曚及婕旂ず鏉垮拰濂椾欢 绯诲垪:* 妯�(bi膩o)婧�(zh菙n)鍖呰:1 绯诲垪:PCI Express® (PCIe) 涓昏鐩殑:鎺ュ彛锛屾敹鐧�(f膩)鍣紝PCI Express 宓屽叆寮�:- 宸茬敤 IC / 闆朵欢:DS80PCI800 涓昏灞€�:- 娆¤灞€�:- 宸蹭緵鐗╁搧:鏉� |
| ADN4612 | 鍒堕€犲晢:AD 鍒堕€犲晢鍏ㄧū:Analog Devices 鍔熻兘鎻忚堪:11.3 Gbps 12X12 Digital Crosspoint |
| ADN4612ACPZ | 鍔熻兘鎻忚堪:妯℃摤鍜屾暩(sh霉)瀛椾氦鍙夐粸(di菐n) IC 12X12 Digital Crosspoint X-Grade RoHS:鍚� 鍒堕€犲晢:Micrel 閰嶇疆:2 x 2 灏佽 / 绠遍珨:MLF-16 鏁�(sh霉)鎿�(j霉)閫熺巼:10.7 Gbps 杓稿叆闆诲钩:CML, LVDS, LVPECL 杓稿嚭闆诲钩:CML 闆绘簮闆诲-鏈€澶�:3.6 V 闆绘簮闆诲-鏈€灏�:2.375 V 鏈€澶у伐浣滄韩搴�:+ 85 C 鏈€灏忓伐浣滄韩搴�:- 40 C 鐢�(ch菐n)鍝�:Digital Crosspoint 灏佽:Tube |
| ADN4650BRSZ | 鍔熻兘鎻忚堪:General Purpose Digital Isolator 3750Vrms 2 Channel 600Mbps 25kV/渭s CMTI 20-SSOP (0.209", 5.30mm Width) 鍒堕€犲晢:analog devices inc. 绯诲垪:iCoupler? 鍖呰:鎵樼洡 闆朵欢鐙€鎱�(t脿i):鍦ㄥ敭 鎶€琛�(sh霉):纾佽€﹀悎 椤炲瀷:閫氱敤 闅旈洟寮忛浕婧�:鐒� 閫氶亾鏁�(sh霉):2 杓稿叆 - 杓稿叆鍋�(c猫) 1/杓稿叆鍋�(c猫) 2:2/0 閫氶亾椤炲瀷:鍠悜 闆诲 - 闅旈洟:3750Vrms 鍏辨ā鐬厠(t脿i)鎶楁摼搴︼紙鏈€灏忓€硷級:25kV/渭s 鏁�(sh霉)鎿�(j霉)閫熺巼:600Mbps 鍌虫挱寤堕伈 tpLH / tpHL锛堟渶澶у€硷級:4.5ns锛�4.5ns 鑴堝澶辩湡锛堟渶澶э級:- 涓婂崌/涓嬮檷鏅傞枔锛堝吀鍨嬪€硷級:350ps锛�350ps锛堟渶澶э級 闆诲 - 闆绘簮:2.375 V ~ 2.625 V 宸ヤ綔婧害:-40掳C ~ 125掳C 灏佽/澶栨:20-SSOP锛�0.209"锛�5.30mm 瀵級 渚涙噳(y墨ng)鍟嗗櫒浠跺皝瑁�:20-SSOP 妯�(bi膩o)婧�(zh菙n)鍖呰:66 |
| ADN4650BRSZ-RL7 | 鍔熻兘鎻忚堪:General Purpose Digital Isolator 3750Vrms 2 Channel 600Mbps 25kV/渭s CMTI 20-SSOP (0.209", 5.30mm Width) 鍒堕€犲晢:analog devices inc. 绯诲垪:iCoupler? 鍖呰:鍓垏甯讹紙CT锛� 闆朵欢鐙€鎱�(t脿i):鍦ㄥ敭 鎶€琛�(sh霉):纾佽€﹀悎 椤炲瀷:閫氱敤 闅旈洟寮忛浕婧�:鐒� 閫氶亾鏁�(sh霉):2 杓稿叆 - 杓稿叆鍋�(c猫) 1/杓稿叆鍋�(c猫) 2:2/0 閫氶亾椤炲瀷:鍠悜 闆诲 - 闅旈洟:3750Vrms 鍏辨ā鐬厠(t脿i)鎶楁摼搴︼紙鏈€灏忓€硷級:25kV/渭s 鏁�(sh霉)鎿�(j霉)閫熺巼:600Mbps 鍌虫挱寤堕伈 tpLH / tpHL锛堟渶澶у€硷級:4.5ns锛�4.5ns 鑴堝澶辩湡锛堟渶澶э級:- 涓婂崌/涓嬮檷鏅傞枔锛堝吀鍨嬪€硷級:350ps锛�350ps锛堟渶澶э級 闆诲 - 闆绘簮:2.375 V ~ 2.625 V 宸ヤ綔婧害:-40掳C ~ 125掳C 灏佽/澶栨:20-SSOP锛�0.209"锛�5.30mm 瀵級 渚涙噳(y墨ng)鍟嗗櫒浠跺皝瑁�:20-SSOP 妯�(bi膩o)婧�(zh菙n)鍖呰:1 |
鐧�(f膩)甯冪穵鎬ラ噰璩硷紝3鍒嗛悩宸﹀彸鎮ㄥ皣寰楀埌鍥炲京(f霉)銆�
