- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄1899 > ADN4605ABPZ (Analog Devices Inc)IC CROSSPOINT SWITCH 352BGA PDF資料下載
參數(shù)資料
| 型號： | ADN4605ABPZ |
| 廠商： | Analog Devices Inc |
| 文件頁數(shù)： | 27/56頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC CROSSPOINT SWITCH 352BGA |
| 標準包裝： | 1 |
| 系列： | XStream™ |
| 功能： | 交叉點開關(guān) |
| 電路： | 1 x 40:40 |
| 電壓電源： | 單電源 |
| 電壓 - 電源，單路/雙路(±)： | 2.25 V ~ 3.6 V |
| 電流 - 電源： | 55mA |
| 工作溫度： | -40°C ~ 85°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 352-LBGA 裸露焊盤 |
| 供應(yīng)商設(shè)備封裝： | 352-BGA-EP（35x35） |
| 包裝： | 托盤 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁當(dāng)前第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁
Data Sheet
ADN4605
Rev. A | Page 33 of 56
I2C SERIAL CONTROL INTERFACE
interface. To access the I2C serial interface, both the SER/PAR
line and I2C/SPI lines must be held at logic high. The ADN4605
acts only as an I2C slave device. Therefore, the I2C bus in the
system needs to include an I2C master to configure the
The ADN4605 I2C interface can be run in the standard
(100 kHz) and fast (400 kHz) modes. The SDA line only
changes value when the SCL pin is low with two exceptions.
To indicate the beginning or continuation of a transfer, the
SDA pin is driven low while the SCL pin is high; to indicate
the end of a transfer, the SDA line is driven high while the
SCL line is high. Therefore, it is important to control the
SCL clock to toggle only when the SDA line is stable unless
indicating a start, repeated start, or stop condition. To establish
(ADDR[7:1]) need to be configured to the user-assigned I2C
device address as shown in Table 17.
Table 17. Example of I2C Device Address Assignment
A7
A6
A5
A4
A3
A2
A1
A0
I2C Device Address
1
0
1
0
X
0x90
1
0
1
0
1
X
0x92
1
0
1
0
1
0
X
0x94
1
0
1
0
1
X
0x96
I2C DATA WRITE
To write data to the ADN4605 register set, a microcontroller, or
any other I2C master, must send the appropriate control signals
to the ADN4605 slave device. The steps to be followed are listed
below; the signals are controlled by the I2C master unless other-
wise specified. A diagram of the procedure is shown in Figure 46.
1. Send a start condition (while holding the SCL line high,
pull the SDA line low).
2. Send the ADN4605 part address (seven bits) whose bits are
controlled by the input pins ADDR[7:1]. This transfer
should be MSB first.
3. Send the write indicator bit (0).
4. Wait for the ADN4605 to acknowledge the request.
5. Send the register address (eight bits) to which data is to be
written. This transfer should be MSB first.
6. Wait for the ADN4605 to acknowledge the request.
7. Send the data (eight bits) to be written to the register
whose address was set in Step 5. This transfer should be
MSB first.
8. Wait for the ADN4605 to acknowledge the request.
9. Do one or more of the following:
a. Send a stop condition (while holding the SCL line high,
pull the SDA line high) and release control of the bus.
b. Send a repeated start condition (while holding the
SCL line high, pull the SDA line low) and continue
with Step 2 of the write procedure (see the I2C Data
Write section) to perform a write.
c. Send a repeated start condition (while holding the
SCL line high, pull the SDA line low) and continue
with Step 2 of this procedure to perform a read from
another address.
d. Send a repeated start condition (while holding the
SCL line high, pull the SDA line low) and continue
with Step 8 of this procedure to perform a read from
the same address.
The ADN4605 write process is shown in Figure 46. The SCL
signal is shown along with a general write operation and a
specific example. In the example, Data 0x4B is written to
Address 0x6D of an ADN4605 part with a part address of 0x92.
The ADN4605 device address selections are more flexible than
shown. It is important to note that the SDA line only changes
when the SCL line is low, except for the case of sending a start,
stop, or repeated start condition, Step 1 and Step 9 in this case.
START
R/W ACK
ACK
STOP
DATA
ADDR
[1:0]
b10010
REGISTER ADDR
SCL
SDA
EXAMPLE
1
2
3
4
5
6
7
8
9a
09796-
013
Figure 46. I2C Write Diagram
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| ADN4661BRZ-REEL7 | IC DRIVER DIFF LVDS 1CH 8SOIC |
| ADN4662BRZ-REEL7 | IC RCVR DIFF LVDS 1CH 8SOIC |
| ADN4663BRZ-REEL7 | IC DRIVER DIFF LVDS 2CH 8SOIC |
| ADN4664BRZ-REEL7 | IC RCVR DIFF LVDS 2CH 8SOIC |
| ADN4665ARZ-REEL7 | IC DRIVER DIFF LVDS QUAD 16SOIC |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| ADN4605-EVALZ | 功能描述:BOARD EVAL FOR ADN4605 RoHS:是 類別:編程器，開發(fā)系統(tǒng) >> 評估演示板和套件 系列:* 標準包裝:1 系列:PCI Express® (PCIe) 主要目的:接口，收發(fā)器，PCI Express 嵌入式:- 已用 IC / 零件:DS80PCI800 主要屬性:- 次要屬性:- 已供物品:板 |
| ADN4612 | 制造商:AD 制造商全稱:Analog Devices 功能描述:11.3 Gbps 12X12 Digital Crosspoint |
| ADN4612ACPZ | 功能描述:模擬和數(shù)字交叉點 IC 12X12 Digital Crosspoint X-Grade RoHS:否 制造商:Micrel 配置:2 x 2 封裝 / 箱體:MLF-16 數(shù)據(jù)速率:10.7 Gbps 輸入電平:CML, LVDS, LVPECL 輸出電平:CML 電源電壓-最大:3.6 V 電源電壓-最小:2.375 V 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 產(chǎn)品:Digital Crosspoint 封裝:Tube |
| ADN4650BRSZ | 功能描述:General Purpose Digital Isolator 3750Vrms 2 Channel 600Mbps 25kV/μs CMTI 20-SSOP (0.209", 5.30mm Width) 制造商:analog devices inc. 系列:iCoupler? 包裝:托盤 零件狀態(tài):在售 技術(shù):磁耦合 類型:通用 隔離式電源:無 通道數(shù):2 輸入 - 輸入側(cè) 1/輸入側(cè) 2:2/0 通道類型:單向 電壓 - 隔離:3750Vrms 共模瞬態(tài)抗擾度（最小值）:25kV/μs 數(shù)據(jù)速率:600Mbps 傳播延遲 tpLH / tpHL（最大值）:4.5ns，4.5ns 脈寬失真（最大）:- 上升/下降時間（典型值）:350ps，350ps（最大） 電壓 - 電源:2.375 V ~ 2.625 V 工作溫度:-40°C ~ 125°C 封裝/外殼:20-SSOP（0.209"，5.30mm 寬） 供應(yīng)商器件封裝:20-SSOP 標準包裝:66 |
| ADN4650BRSZ-RL7 | 功能描述:General Purpose Digital Isolator 3750Vrms 2 Channel 600Mbps 25kV/μs CMTI 20-SSOP (0.209", 5.30mm Width) 制造商:analog devices inc. 系列:iCoupler? 包裝:剪切帶（CT） 零件狀態(tài):在售 技術(shù):磁耦合 類型:通用 隔離式電源:無 通道數(shù):2 輸入 - 輸入側(cè) 1/輸入側(cè) 2:2/0 通道類型:單向 電壓 - 隔離:3750Vrms 共模瞬態(tài)抗擾度（最小值）:25kV/μs 數(shù)據(jù)速率:600Mbps 傳播延遲 tpLH / tpHL（最大值）:4.5ns，4.5ns 脈寬失真（最大）:- 上升/下降時間（典型值）:350ps，350ps（最大） 電壓 - 電源:2.375 V ~ 2.625 V 工作溫度:-40°C ~ 125°C 封裝/外殼:20-SSOP（0.209"，5.30mm 寬） 供應(yīng)商器件封裝:20-SSOP 標準包裝:1 |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。