I2C TIMING SPECIFICATIONS SDA SCL
鍙冩暩(sh霉)璩囨枡
鍨嬭櫉(h脿o)锛� ADN4605ABPZ
寤犲晢锛� Analog Devices Inc
鏂囦欢闋�(y猫)鏁�(sh霉)锛� 45/56闋�(y猫)
鏂囦欢澶�?銆�?/td> 0K
鎻忚堪锛� IC CROSSPOINT SWITCH 352BGA
妯�(bi膩o)婧�(zh菙n)鍖呰锛� 1
绯诲垪锛� XStream™
鍔熻兘锛� 浜ゅ弶榛�(di菐n)闁�(k膩i)闂�(gu膩n)
闆昏矾锛� 1 x 40:40
闆诲闆绘簮锛� 鍠浕婧�
闆诲 - 闆绘簮锛屽柈璺�/闆欒矾(±)锛� 2.25 V ~ 3.6 V
闆绘祦 - 闆绘簮锛� 55mA
宸ヤ綔婧害锛� -40°C ~ 85°C
瀹夎椤炲瀷锛� 琛ㄩ潰璨艰
灏佽/澶栨锛� 352-LBGA 瑁搁湶鐒婄洡
渚涙噳(y墨ng)鍟嗚ō(sh猫)鍌欏皝瑁濓細 352-BGA-EP锛�35x35锛�
鍖呰锛� 鎵樼洡
Data Sheet
ADN4605
Rev. A | Page 5 of 56
I2C TIMING SPECIFICATIONS
SDA
SCL
tf
tLOW
tHD;STA
tr
tHD;DAT
tHIGH
tSU;DAT
tf
tSU;STA
tHD;STA
tSP
tSU;STO
tr
tBUF
S
P
Sr
S
09796-
002
Figure 2. I2C Timing Diagram
Table 2. I2C Timing Specifications
Parameter
Symbol
Min
Max
Unit
SCL Clock Frequency
fSCL
0
500+
kHz
Hold Time for a Start Condition
tHD; STA
0.5
s
Setup Time for a Repeated Start Condition
tSU; STA
0.5
s
Low Period of the SCL Clock
tLOW
1.4
s
High Period of the SCL Clock
tHIGH
0.6
s
Data Hold Time
tHD; DAT
0.02
s
Data Setup Time
tSU; DAT
0.02
s
Rise Time for Both SDA and SCL
tr
1
300
ns
Fall Time for Both SDA and SCL
tf
1
300
ns
Setup Time for Stop Condition
tSU; STO
0.5
s
Bus Free Time Between a Stop Condition and a Start Condition
tBUF
1
ns
Bus Idle Time After a Reset
20
ns
Reset Pulse Width
20
ns
SPI TIMING SPECIFICATIONS
t1
t2
t3
t5
t6
t4
t7
t8
D7
CS
SCLK
DIN
DOUT
D6
D5
D4
D3
D2
D1
D0
X
D7
D6
D5
D4
D3
D2
D1
D0
09796-
003
Figure 3. SPI Timing Diagram
Table 3. SPI Timing Specifications
Parameter
Symbol
Min
Max
Unit
SCK Clock Frequency
fSCK
10
MHz
CS to SCLK Setup Time
t1
0
ns
SCLK High Pulse Width
t2
30
ns
SCLK Low Pulse Width
t3
30
ns
Data Access Time After SCLK Falling Edge
t4
45
ns
Data Setup Time Prior to SCLK Rising Edge
t5
10
ns
Data Hold Time After SCLK Rising Edge
t6
30
ns
CS to SCLK Hold Time
t7
0
ns
CS to SDO High Impedance
t8
45
ns
Reset Pulse Width
20
ns
鐩搁棞(gu膩n)PDF璩囨枡
PDF鎻忚堪
ADN4661BRZ-REEL7 IC DRIVER DIFF LVDS 1CH 8SOIC
ADN4662BRZ-REEL7 IC RCVR DIFF LVDS 1CH 8SOIC
ADN4663BRZ-REEL7 IC DRIVER DIFF LVDS 2CH 8SOIC
ADN4664BRZ-REEL7 IC RCVR DIFF LVDS 2CH 8SOIC
ADN4665ARZ-REEL7 IC DRIVER DIFF LVDS QUAD 16SOIC
鐩搁棞(gu膩n)浠g悊鍟�/鎶€琛�(sh霉)鍙冩暩(sh霉)
鍙冩暩(sh霉)鎻忚堪
ADN4605-EVALZ 鍔熻兘鎻忚堪:BOARD EVAL FOR ADN4605 RoHS:鏄� 椤炲垾:绶ㄧ▼鍣�锛岄枊(k膩i)鐧�(f膩)绯荤当(t菕ng) >> 瑭�(p铆ng)浼版紨绀烘澘鍜屽浠� 绯诲垪:* 妯�(bi膩o)婧�(zh菙n)鍖呰:1 绯诲垪:PCI Express® (PCIe) 涓昏鐩殑:鎺ュ彛锛屾敹鐧�(f膩)鍣�锛孭CI Express 宓屽叆寮�:- 宸茬敤 IC / 闆朵欢:DS80PCI800 涓昏灞€�:- 娆¤灞€�:- 宸蹭緵鐗╁搧:鏉�
ADN4612 鍒堕€犲晢:AD 鍒堕€犲晢鍏ㄧū:Analog Devices 鍔熻兘鎻忚堪:11.3 Gbps 12X12 Digital Crosspoint
ADN4612ACPZ 鍔熻兘鎻忚堪:妯℃摤鍜屾暩(sh霉)瀛椾氦鍙夐粸(di菐n) IC 12X12 Digital Crosspoint X-Grade RoHS:鍚� 鍒堕€犲晢:Micrel 閰嶇疆:2 x 2 灏佽 / 绠遍珨:MLF-16 鏁�(sh霉)鎿�(j霉)閫熺巼:10.7 Gbps 杓稿叆闆诲钩:CML, LVDS, LVPECL 杓稿嚭闆诲钩:CML 闆绘簮闆诲-鏈€澶�:3.6 V 闆绘簮闆诲-鏈€灏�:2.375 V 鏈€澶у伐浣滄韩搴�:+ 85 C 鏈€灏忓伐浣滄韩搴�:- 40 C 鐢�(ch菐n)鍝�:Digital Crosspoint 灏佽:Tube
ADN4650BRSZ 鍔熻兘鎻忚堪:General Purpose Digital Isolator 3750Vrms 2 Channel 600Mbps 25kV/渭s CMTI 20-SSOP (0.209", 5.30mm Width) 鍒堕€犲晢:analog devices inc. 绯诲垪:iCoupler? 鍖呰:鎵樼洡 闆朵欢鐙€鎱�(t脿i):鍦ㄥ敭 鎶€琛�(sh霉):纾佽€﹀悎 椤炲瀷:閫氱敤 闅旈洟寮忛浕婧�:鐒�(w煤) 閫氶亾鏁�(sh霉):2 杓稿叆 - 杓稿叆鍋�(c猫) 1/杓稿叆鍋�(c猫) 2:2/0 閫氶亾椤炲瀷:鍠悜 闆诲 - 闅旈洟:3750Vrms 鍏辨ā鐬厠(t脿i)鎶楁摼搴︼紙鏈€灏忓€硷級:25kV/渭s 鏁�(sh霉)鎿�(j霉)閫熺巼:600Mbps 鍌虫挱寤堕伈 tpLH / tpHL锛堟渶澶у€硷級:4.5ns锛�4.5ns 鑴堝澶辩湡锛堟渶澶э級:- 涓婂崌/涓嬮檷鏅�(sh铆)闁擄紙鍏稿瀷鍊硷級:350ps锛�350ps锛堟渶澶э級 闆诲 - 闆绘簮:2.375 V ~ 2.625 V 宸ヤ綔婧害:-40掳C ~ 125掳C 灏佽/澶栨:20-SSOP锛�0.209"锛�5.30mm 瀵級 渚涙噳(y墨ng)鍟嗗櫒浠跺皝瑁�:20-SSOP 妯�(bi膩o)婧�(zh菙n)鍖呰:66
ADN4650BRSZ-RL7 鍔熻兘鎻忚堪:General Purpose Digital Isolator 3750Vrms 2 Channel 600Mbps 25kV/渭s CMTI 20-SSOP (0.209", 5.30mm Width) 鍒堕€犲晢:analog devices inc. 绯诲垪:iCoupler? 鍖呰:鍓垏甯讹紙CT锛� 闆朵欢鐙€鎱�(t脿i):鍦ㄥ敭 鎶€琛�(sh霉):纾佽€﹀悎 椤炲瀷:閫氱敤 闅旈洟寮忛浕婧�:鐒�(w煤) 閫氶亾鏁�(sh霉):2 杓稿叆 - 杓稿叆鍋�(c猫) 1/杓稿叆鍋�(c猫) 2:2/0 閫氶亾椤炲瀷:鍠悜 闆诲 - 闅旈洟:3750Vrms 鍏辨ā鐬厠(t脿i)鎶楁摼搴︼紙鏈€灏忓€硷級:25kV/渭s 鏁�(sh霉)鎿�(j霉)閫熺巼:600Mbps 鍌虫挱寤堕伈 tpLH / tpHL锛堟渶澶у€硷級:4.5ns锛�4.5ns 鑴堝澶辩湡锛堟渶澶э級:- 涓婂崌/涓嬮檷鏅�(sh铆)闁擄紙鍏稿瀷鍊硷級:350ps锛�350ps锛堟渶澶э級 闆诲 - 闆绘簮:2.375 V ~ 2.625 V 宸ヤ綔婧害:-40掳C ~ 125掳C 灏佽/澶栨:20-SSOP锛�0.209"锛�5.30mm 瀵級 渚涙噳(y墨ng)鍟嗗櫒浠跺皝瑁�:20-SSOP 妯�(bi膩o)婧�(zh菙n)鍖呰:1