- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄9227 > ADF4360-9BCPZRL7 (Analog Devices Inc)IC SYNTHESIZER W/ADJ VCO 24LFCSP PDF資料下載
參數(shù)資料
| 型號(hào)： | ADF4360-9BCPZRL7 |
| 廠商： | Analog Devices Inc |
| 文件頁(yè)數(shù)： | 9/24頁(yè) |
| 文件大?。?/td> | 0K |
| 描述： | IC SYNTHESIZER W/ADJ VCO 24LFCSP |
| 標(biāo)準(zhǔn)包裝： | 1 |
| 類型： | 扇出配送，整數(shù)-N，合成器（RF） |
| PLL： | 是 |
| 輸入： | CMOS |
| 輸出： | 時(shí)鐘 |
| 電路數(shù)： | 1 |
| 比率 - 輸入:輸出： | 1:2 |
| 差分 - 輸入:輸出： | 無(wú)/無(wú) |
| 頻率 - 最大： | 400MHz |
| 除法器/乘法器： | 是/無(wú) |
| 電源電壓： | 3 V ~ 3.6 V |
| 工作溫度： | -40°C ~ 85°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 24-VFQFN 裸露焊盤(pán)，CSP |
| 供應(yīng)商設(shè)備封裝： | 24-LFCSP-VQ（4x4） |
| 包裝： | 標(biāo)準(zhǔn)包裝 |
| 產(chǎn)品目錄頁(yè)面： | 551 (CN2011-ZH PDF) |
| 其它名稱： | ADF4360-9BCPZRL7DKR |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)當(dāng)前第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)
Data Sheet
ADF4360-9
Rev. C | Page 17 of 24
POWER-UP
Power-Up Sequence
The correct programming sequence for the ADF4360-9 after
power-up is as follows:
1. R Counter Latch
2. Control Latch
3. N Counter Latch
Initial Power-Up
Initial power-up refers to programming the part after the
DD, DVDD, and VVCO pins. On
initial power-up, an interval is required between programming
the control latch and programming the N counter latch. This
interval is necessary to allow the transient behavior of the
ADF4360-9 during initial power-up to settle.
During initial power-up, a write to the control latch powers up
the part, and the bias currents of the VCO begin to settle. If
these currents have not settled to within 10% of their steady-
state value, and if the N counter latch is then programmed, the
VCO may not oscillate at the desired frequency, which does not
allow the band select logic to choose the correct frequency
band, and the ADF4360-9 may not achieve lock. If the
recommended interval is inserted, and the N counter latch is
programmed, the band select logic can choose the correct
frequency band, and the part locks to the correct frequency.
The duration of this interval is affected by the value of the
capacitor on the CN pin (Pin 14). This capacitor is used to
reduce the close-in noise of the ADF4360-9 VCO. The
recommended value of this capacitor is 10 F. Using this
value requires an interval of ≥15 ms between the latching in
of the control latch bits and latching in of the N counter latch
bits. If a shorter delay is required, the capacitor can be reduced.
A slight phase noise penalty is incurred by this change, which is
further explained in Table 6.
Table 6. CN Capacitance vs. Interval and Phase Noise
CN Value
Recommended Interval Between
Control Latch and N Counter Latch
Open-Loop Phase Noise @ 10 kHz Offset
L1 and L2 = 18.0 nH
L1 and L2 = 110.0 nH
L1 and L2 = 560.0 nH
10 F
≥15 ms
100 dBc/Hz
97 dBc/Hz
99 dBc/Hz
440 nF
≥600 s
99 dBc/Hz
96 dBc/Hz
98 dBc/Hz
CLK
POWER-UP
DATA
LE
R COUNTER
LATCH DATA
CONTROL
LATCH DATA
N COUNTER
LATCH DATA
REQUIRED INTERVAL
CONTROL LATCH WRITE TO
N COUNTER LATCH WRITE
07139-
033
Figure 26. Power-Up Timing
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| X9317WV8Z-2.7T1 | IC XDCP SGL 100TAP 10K 8-TSSOP |
| X9317WM8Z-2.7T1 | IC XDCP SGL 100TAP 10K 8-MSOP |
| X9429WS16IZ-2.7T1 | IC POT DGTL SGL 10K OHM 16-SOIC |
| M83723/76A20288 | CONN PLUG 28POS STRAIGHT W/PINS |
| X9418WS24ZT1 | IC XDCP DUAL 64TAP 10K 24-SOIC |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| ADF4360-EVAL | 制造商:Analog Devices 功能描述:INTEGRATED SYNTHESIZER AND VCO - Trays |
| ADF4602 | 制造商:AD 制造商全稱:Analog Devices 功能描述:Single-Chip, Multiband 3G Femtocell Transceiver |
| ADF4602-1XCPZ | 制造商:Analog Devices 功能描述:SINGLE-CHIP, MULTIBAND 3G FEMTOCELL TRANSCEIVER - Rail/Tube |
| ADF4602-1XCPZ-RL | 制造商:Analog Devices 功能描述: |
| ADF4602BCPZ | 制造商:Analog Devices 功能描述:RF Transceiver 3.3V 40-Pin LFCSP EP 制造商:Analog Devices 功能描述:ADF4602: SINGLE-CHIP, MULTIBAND 3G FEMTOCELL TRANSCEIVER - Trays |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。