- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄9227 > ADF4360-9BCPZRL7 (Analog Devices Inc)IC SYNTHESIZER W/ADJ VCO 24LFCSP PDF資料下載
參數(shù)資料
| 型號： | ADF4360-9BCPZRL7 |
| 廠商： | Analog Devices Inc |
| 文件頁數(shù)： | 11/24頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC SYNTHESIZER W/ADJ VCO 24LFCSP |
| 標準包裝： | 1 |
| 類型： | 扇出配送，整數(shù)-N，合成器（RF） |
| PLL： | 是 |
| 輸入： | CMOS |
| 輸出： | 時鐘 |
| 電路數(shù)： | 1 |
| 比率 - 輸入:輸出： | 1:2 |
| 差分 - 輸入:輸出： | 無/無 |
| 頻率 - 最大： | 400MHz |
| 除法器/乘法器： | 是/無 |
| 電源電壓： | 3 V ~ 3.6 V |
| 工作溫度： | -40°C ~ 85°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 24-VFQFN 裸露焊盤，CSP |
| 供應商設備封裝： | 24-LFCSP-VQ（4x4） |
| 包裝： | 標準包裝 |
| 產(chǎn)品目錄頁面： | 551 (CN2011-ZH PDF) |
| 其它名稱： | ADF4360-9BCPZRL7DKR |
Data Sheet
ADF4360-9
Rev. C | Page 19 of 24
N COUNTER LATCH
Figure 24 shows the input data format for programming the
N counter latch.
5-Bit Divider
A5 to A1 program the output divider. The divide range is 2 (00010)
to 31 (11111). If unused, this divider should be set to 0. The output
or the output divided by 2 is available at the DIVOUT pin.
Reserved Bits
DB23, DB22, and DB7 are spare bits and are designated as
reserved. They should be programmed to 0.
B Counter Latch
B13 to B1 program the B counter. The divide range is 3
(00 … 0011) to 8191 (11 … 111).
Overall Divide Range
The overall VCO feedback divide range is defined by B.
CP Gain
DB21 of the N counter latch in the ADF4360 family is the
charge pump gain bit. When it is programmed to 1, Current
Setting 2 is used. When programmed to 0, Current Setting 1 is
used. This bit can also be programmed through DB10 of the
control latch. The bit always reflects the latest value written to it,
whether this is through the control latch or the N counter latch.
R COUNTER LATCH
With (C2, C1) = (0, 1), the R counter latch is programmed.
Figure 25 shows the input data format for programming the
R counter latch.
R Counter
R1 to R14 set the counter divide ratio. The divide range is
1 (00 … 001) to 16,383 (111 … 111).
Antibacklash Pulse Width
DB16 and DB17 set the antibacklash pulse width.
Lock Detect Precision
DB18 is the lock detect precision bit. This bit sets the number of
reference cycles with <15 ns phase error for entering the locked
state. With LDP at 1, five cycles are taken; with LDP at 0, three
cycles are taken.
Test Mode Bit
DB19 is the test mode bit (TMB) and should be set to 0. With
TMB = 0, the contents of the test mode latch are ignored and
normal operation occurs, as determined by the contents of the
control latch, R counter latch, and N counter latch. Note that
test modes are for factory testing only and should not be
programmed by the user.
Band Select Clock
These bits (DB20 and DB21) set a divider for the band select
logic clock input. The output of the R counter is, by default, the
value used to clock the band select logic; if this value is too high
(>1 MHz), a divider can be switched on to divide the R counter
output to a smaller value (see Figure 25). A value of 8 is
recommended.
Reserved Bits
DB23 to DB22 are spare bits that are designated as reserved.
They should be programmed to 0.
相關PDF資料 |
PDF描述 |
|---|---|
| X9317WV8Z-2.7T1 | IC XDCP SGL 100TAP 10K 8-TSSOP |
| X9317WM8Z-2.7T1 | IC XDCP SGL 100TAP 10K 8-MSOP |
| X9429WS16IZ-2.7T1 | IC POT DGTL SGL 10K OHM 16-SOIC |
| M83723/76A20288 | CONN PLUG 28POS STRAIGHT W/PINS |
| X9418WS24ZT1 | IC XDCP DUAL 64TAP 10K 24-SOIC |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| ADF4360-EVAL | 制造商:Analog Devices 功能描述:INTEGRATED SYNTHESIZER AND VCO - Trays |
| ADF4602 | 制造商:AD 制造商全稱:Analog Devices 功能描述:Single-Chip, Multiband 3G Femtocell Transceiver |
| ADF4602-1XCPZ | 制造商:Analog Devices 功能描述:SINGLE-CHIP, MULTIBAND 3G FEMTOCELL TRANSCEIVER - Rail/Tube |
| ADF4602-1XCPZ-RL | 制造商:Analog Devices 功能描述: |
| ADF4602BCPZ | 制造商:Analog Devices 功能描述:RF Transceiver 3.3V 40-Pin LFCSP EP 制造商:Analog Devices 功能描述:ADF4602: SINGLE-CHIP, MULTIBAND 3G FEMTOCELL TRANSCEIVER - Trays |
發(fā)布緊急采購，3分鐘左右您將得到回復。