參數(shù)資料
型號(hào)： AD9992BBCZ
廠商： Analog Devices Inc
文件頁數(shù)： 90/92頁
文件大?。?/td> 0K
描述： IC CCD SGNL PROC 12BIT 105CSPBGA
產(chǎn)品變化通告： AD9992 Discontinuation 22/Feb/2012
標(biāo)準(zhǔn)包裝： 1
類型： CCD 信號(hào)處理器，12 位
輸入類型： 邏輯
輸出類型： 邏輯
接口： 3 線串口
電流 - 電源： 27mA
安裝類型： 表面貼裝
封裝/外殼： 105-LFBGA，CSPBGA
供應(yīng)商設(shè)備封裝： 105-CSPBGA（8x8）
包裝： 托盤
AD9992
Rev. C | Page 90 of 92
Address
Data
Bits
Default
Value
Update
Type
Mnemonic
Description
0x1F
[12:0]
X
SCP
HBLKSTARTA
HBLK Repeat Area Start Position A for HBLK Mode 2. Set to 8191 if not used.
[25:13]
X
HBLKSTARTB
HBLK Repeat Area Start Position B for HBLK Mode 2. Set to 8191 if not used.
0x20
[12:0]
X
SCP
HBLKSTARTC
HBLK Repeat Area Start Position C for HBLK Mode 2. Set to 8191 if not used.
[13]
X
VSEQALT_EN
Special V-sequence alternation enable.
[14]
X
VALT_MAP
1: Enables operation of VALTSEL0_EVEN/ODD, VALTSEL1_EVEN/ODD
registers in FREEZE/RESUME registers. Must be enabled if special VALT mode
is used.
[17:15]
X
SPC_PAT_EN
1: Enables use of special vertical pattern insertion into VPATA sequence.
[0]: Use VPATB as the special pattern.
[1]: Use VPATC as the special pattern.
[2]: Use VPATD as the special pattern.
0x21
[2:0]
X
SCP
HBLKALT_PAT1
HBLK Mode 2, Repeat Area 0 pattern for odd lines.
[6:4]
X
HBLKALT_PAT2
HBLK Mode 2, Repeat Area 0 pattern for odd lines.
[10:8]
X
HBLKALT_PAT3
HBLK Mode 2, Repeat Area 0 pattern for odd lines.
[14:12]
X
HBLKALT_PAT4
HBLK Mode 2, Repeat Area 0 pattern for odd lines.
[18:16]
X
HBLKALT_PAT5
HBLK Mode 2, Repeat Area 0 pattern for odd lines.
[22:20]
X
HBLKALT_PAT6
HBLK Mode 2, Repeat Area 0 pattern for odd lines.
0x22
[12:0]
X
SCP
CLPOBTOG1
CLPOB Toggle Position 1.
[25:13]
X
CLPOBTOG2
CLPOB Toggle Position 2.
0x23
[12:0]
X
SCP
PBLKTOG1
PBLK Toggle Position 1.
[25:13]
X
PBLKTOG2
PBLK Toggle Position 2.
0x24
[12:0]
X
SCP
LASTREPLEN_A
Last repetition length for Group A. Set equal to VLENA.
[25:13]
X
LASTREPLEN_B
Last repetition length for Group B. Set equal to VLENB.
0x25
[12:0]
X
SCP
LASTREPLEN_C
Last repetition length for Group C. Set equal to VLENC.
[25:13]
X
LASTREPLEN_D
Last repetition length for Group D. Set equal to VLEND.
0x26
[12:0]
X
SCP
LASTTOG_A
Optional fifth toggle position for Group A.
[25:13]
X
LASTTOG_B
Optional fifth toggle position for Group B.
0x27
[12:0]
X
SCP
LASTTOG_C
Optional fifth toggle position for Group C.
[25:13]
X
LASTTOG_D
Optional fifth toggle position for Group D.
Table 42. Field Registers
Address
Data
Bits
Default
Value
Update
Type
Mnemonic
Description
0x00
[4:0]
X
VD
SEQ0
Selected V-sequence for first region in the field.
[9:5]
X
SEQ1
Selected V-sequence for second region in the field.
[14:10]
X
SEQ2
Selected V-sequence for third region in the field.
[19:15]
X
SEQ3
Selected V-sequence for fourth region in the field.
[24:20]
X
SEQ4
Selected V-sequence for fifth region in the field.
0x01
[4:0]
X
VD
SEQ5
Selected V-sequence for sixth region in the field.
[9:5]
X
SEQ6
Selected V-sequence for seventh region in the field.
[14:10]
X
SEQ7
Selected V-sequence for eighth region in the field.
[19:15]
X
SEQ8
Selected V-sequence for ninth region in the field.
[21:20]
MULT_SWEEP0
Enables multiplier mode and/or sweep mode for Region 0:
0: Multiplier off/sweep off.
1: Multiplier off/sweep on.
2: Multiplier on/sweep off.
3: Multiplier on/sweep on.
[23:22]
MULT_SWEEP1
Enables multiplier mode and/or sweep mode for Region 2.
[25:24]
MULT_SWEEP2
Enables multiplier mode and/or sweep mode for Region 1.
相關(guān)PDF資料
PDF描述
VI-JN3-IY-F1 CONVERTER MOD DC/DC 24V 50W
VI-JN2-IZ-B1 CONVERTER MOD DC/DC 15V 25W
VI-JN2-IY-F4 CONVERTER MOD DC/DC 15V 50W
VI-JN2-IY-F3 CONVERTER MOD DC/DC 15V 50W
AD22050NZ IC AMP DIFF SGL SUPPLY 8-DIP
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
AD9992BBCZRL 功能描述:IC CCD SGNL PROC 12BIT 105CSPBGA RoHS:是 類別:集成電路 (IC) >> 接口 - 傳感器和探測(cè)器接口 系列:- 其它有關(guān)文件:Automotive Product Guide 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:74 系列:- 類型:觸控式傳感器 輸入類型:數(shù)字 輸出類型:數(shù)字 接口:JTAG，串行 電流 - 電源:100µA 安裝類型:表面貼裝 封裝/外殼:20-TSSOP（0.173"，4.40mm 寬） 供應(yīng)商設(shè)備封裝:20-TSSOP 包裝:管件
AD9993BBCZ 功能描述:IC MIXED-SIGNAL FRONT END 196BGA 制造商:analog devices inc. 系列:- 包裝:托盤 零件狀態(tài):在售 類型:ADC，DAC 輸入類型:LVDS 輸出類型:LVDS 接口:SPI 電流 - 電源:- 工作溫度:- 安裝類型:表面貼裝 封裝/外殼:196-LFBGA，CSPBGA 供應(yīng)商器件封裝:196-CSPBGA（12x12） 標(biāo)準(zhǔn)包裝:1
AD9993BBCZRL 功能描述:IC MIXED-SIGNAL FRONT END 196BGA 制造商:analog devices inc. 系列:- 包裝:帶卷（TR） 零件狀態(tài):在售 類型:ADC，DAC 輸入類型:LVDS 輸出類型:LVDS 接口:SPI 電流 - 電源:- 工作溫度:- 安裝類型:表面貼裝 封裝/外殼:196-LFBGA，CSPBGA 供應(yīng)商器件封裝:196-CSPBGA（12x12） 標(biāo)準(zhǔn)包裝:1,500
AD9993-EBZ 功能描述:EVAL BOARD MXFE AD9993 制造商:analog devices inc. 系列:* 零件狀態(tài):在售 標(biāo)準(zhǔn)包裝:1
AD9994 制造商:AD 制造商全稱:Analog Devices 功能描述:12-Bit CCD Signal Processor with Precision Timing Generator
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。

采購需求

(若只采購一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購

我的聯(lián)系方式

*
*
*