參數(shù)資料
型號： AD9992BBCZ
廠商： Analog Devices Inc
文件頁數(shù)： 43/92頁
文件大?。?/td> 0K
描述： IC CCD SGNL PROC 12BIT 105CSPBGA
產(chǎn)品變化通告： AD9992 Discontinuation 22/Feb/2012
標(biāo)準(zhǔn)包裝： 1
類型： CCD 信號處理器，12 位
輸入類型： 邏輯
輸出類型： 邏輯
接口： 3 線串口
電流 - 電源： 27mA
安裝類型： 表面貼裝
封裝/外殼： 105-LFBGA，CSPBGA
供應(yīng)商設(shè)備封裝： 105-CSPBGA（8x8）
包裝： 托盤
AD9992
Rev. C | Page 48 of 92
Read After Exposure
To read the CCD data after exposure, the SG should resume
normal activity while the SUBCK remains null. By default,
the AD9992 generates the VSG pulses in every field. When only
a single exposure and a single frame read are desired, such as is
the case in the preview mode, the VSG and SUBCK pulses can
operate in every field.
Other applications require that more frames are read, in which
case SUBCK must be masked until the readout is finished.
The SUBCKMASK_NUM register specifies the total number of
fields (exposure and read) to mask SUBCK. A 2-field CCD
frame read mode typically requires two additional fields of
SUBCK masking (SUBCKMASK_NUM = 2). A 3-field, 6-phase
CCD requires three additional fields of SUBCK masking after
the read begins (SUBCKMASK_NUM = 3).
Note that the SUBCKMASK_SKIP1 register setting allows
SUBCK pulses at the beginning of the field of exposure.
Table 21. SUBCK and Exposure/Read Register Parameters
Register
Length
Range
Description
SGMASK_NUM
13b
0 to 8191 fields
Exposure duration (number of fields to suppress VSG) for LS operation.
SUBCKMASK_NUM
13b
0 to 8191 fields
Exposure plus readout duration (number of fields to suppress SUBCK) for LS.
SUBCKMASK_SKIP1
1b
On/off
Suppress SG/SUBCK masks for one field (default = 0). Typically set to 1.
SUBCKSTARTLINE1
13b
0, 2 to 8191 line locations
Line location to start the SUBCK pulses, relative to SGLINE location.
A value of 1 is invalid. See the SUBCK Start Line section.
13b
1 to 8191 pulses
Total number of SUBCKs per field, at 1 pulse per line. Must be <VDLEN.
1b
On/off
Suppress the SG and allow SUBCK to finish at SUBCKNUM.
SUBCK_TOG1
13b
0 to 8191 pixel locations
SUBCK Toggle Position 1.
SUBCK_TOG2
13b
0 to 8191 pixel locations
SUBCK Toggle Position 2.
SUBCK_POL
1b
Low/high
SUBCK start polarity.
SUBCKHP_TOG1
13b
0 to 8191 pixel locations
High precision SUBCK Toggle Position 1. Selectable as SG or VD updated.
SUBCKHP_TOG2
13b
0 to 8191 pixel locations
High precision SUBCK Toggle Position 2. Selectable as SG or VD updated.
1 Register is not VD updated but is updated at the start of the line after the sensor gate line.
相關(guān)PDF資料
PDF描述
VI-JN3-IY-F1 CONVERTER MOD DC/DC 24V 50W
VI-JN2-IZ-B1 CONVERTER MOD DC/DC 15V 25W
VI-JN2-IY-F4 CONVERTER MOD DC/DC 15V 50W
VI-JN2-IY-F3 CONVERTER MOD DC/DC 15V 50W
AD22050NZ IC AMP DIFF SGL SUPPLY 8-DIP
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
AD9992BBCZRL 功能描述:IC CCD SGNL PROC 12BIT 105CSPBGA RoHS:是 類別:集成電路 (IC) >> 接口 - 傳感器和探測器接口 系列:- 其它有關(guān)文件:Automotive Product Guide 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:74 系列:- 類型:觸控式傳感器 輸入類型:數(shù)字 輸出類型:數(shù)字 接口:JTAG，串行 電流 - 電源:100µA 安裝類型:表面貼裝 封裝/外殼:20-TSSOP（0.173"，4.40mm 寬） 供應(yīng)商設(shè)備封裝:20-TSSOP 包裝:管件
AD9993BBCZ 功能描述:IC MIXED-SIGNAL FRONT END 196BGA 制造商:analog devices inc. 系列:- 包裝:托盤 零件狀態(tài):在售 類型:ADC，DAC 輸入類型:LVDS 輸出類型:LVDS 接口:SPI 電流 - 電源:- 工作溫度:- 安裝類型:表面貼裝 封裝/外殼:196-LFBGA，CSPBGA 供應(yīng)商器件封裝:196-CSPBGA（12x12） 標(biāo)準(zhǔn)包裝:1
AD9993BBCZRL 功能描述:IC MIXED-SIGNAL FRONT END 196BGA 制造商:analog devices inc. 系列:- 包裝:帶卷（TR） 零件狀態(tài):在售 類型:ADC，DAC 輸入類型:LVDS 輸出類型:LVDS 接口:SPI 電流 - 電源:- 工作溫度:- 安裝類型:表面貼裝 封裝/外殼:196-LFBGA，CSPBGA 供應(yīng)商器件封裝:196-CSPBGA（12x12） 標(biāo)準(zhǔn)包裝:1,500
AD9993-EBZ 功能描述:EVAL BOARD MXFE AD9993 制造商:analog devices inc. 系列:* 零件狀態(tài):在售 標(biāo)準(zhǔn)包裝:1
AD9994 制造商:AD 制造商全稱:Analog Devices 功能描述:12-Bit CCD Signal Processor with Precision Timing Generator
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺，查看報(bào)價(jià)

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*