- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄1895 > AD9991KCPZRL (Analog Devices Inc)IC CCD SIGNAL PROCESSOR 56-LFCSP PDF資料下載
參數(shù)資料
| 型號： | AD9991KCPZRL |
| 廠商： | Analog Devices Inc |
| 文件頁數(shù)： | 51/60頁 |
| 文件大小： | 0K |
| 描述： | IC CCD SIGNAL PROCESSOR 56-LFCSP |
| 產(chǎn)品變化通告： | Product Discontinuance 27/Oct/2011 |
| 標準包裝： | 2,500 |
| 類型： | CCD 信號處理器，10 位 |
| 輸入類型： | 邏輯 |
| 輸出類型： | 邏輯 |
| 接口： | 3 線串口 |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 56-VFQFN 裸露焊盤，CSP |
| 供應(yīng)商設(shè)備封裝： | 56-LFCSP-VQ（8x8） |
| 包裝： | 帶卷 (TR) |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁當前第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁
AD9991
–55–
Table XLVII. Field 0 Register Map (continued)
Data Bit Default
Address Content
Value
Register Name
Description
D5
[3:0]
0
VPATSECOND_0
Selected Second V-Pattern Group for VSG Active Line.
[9:4]
0
SGMASK_0
Masking of VSG Outputs during VSG Active Line.
[21:10]
0
SGPATSEL_0
Selection of VSG Patterns for Each VSG Output.
D6
[11:0]
0
SGLINE1_0
VSG Active Line 1.
[23:12]
0
SGLINE2_0
VSG Active Line 2 (if no Second Line Needed, Set to Same as Line 1 or Max).
D7
[11:0]
0
SCP5_0
V-Sequence Change Position #5 for Field 0.
[23:12]
0
SCP6_0
V-Sequence Change Position #6 for Field 0.
Table XLVIII. Field 1 Register Map
Data Bit Default
Address Content
Value
Register Name
Description
D8
[3:0]
0
VSEQSEL0_1
Selected V-Sequence for Region 0.
[4]
0
SWEEP0_1
Select Sweep Region for Region 0. 0 = No Sweep, 1 = Sweep.
[5]
0
MULTI0_1
Select Multiplier Region for Region 0. 0 = No Multiplier, 1 = Multiplier.
[9:6]
0
VSEQSEL1_1
Selected V-Sequence for Region 1.
[10]
0
SWEEP1_1
Select Sweep Region for Region 1. 0 = No Sweep, 1 = Sweep.
[11]
0
MULTI1_1
Select Multiplier Region for Region 1. 0 = No Multiplier, 1 = Multiplier.
[15:12]
0
VSEQSEL2_1
Selected V-Sequence for Region 2.
[16]
0
SWEEP2_1
Select Sweep Region for Region 2. 0 = No Sweep, 1 = Sweep.
[17]
0
MULTI2_1
Select Multiplier Region for Region 2. 0 = No Multiplier, 1 = Multiplier.
[21:18]
0
VSEQSEL3_1
Selected V-Sequence for Region 3.
[22]
0
SWEEP3_1
Select Sweep Region for Region 3. 0 = No Sweep, 1 = Sweep.
[23]
0
MULTI3_1
Select Multiplier Region for Region 3. 0 = No Multiplier, 1 = Multiplier.
D9
[3:0]
0
VSEQSEL4_1
Selected V-Sequence for Region 4.
[4]
0
SWEEP4_1
Select Sweep Region for Region 4. 0 = No Sweep, 1 = Sweep.
[5]
0
MULTI4_1
Select Multiplier Region for Region 4. 0 = No Multiplier, 1 = Multiplier.
[9:6]
0
VSEQSEL5_1
Selected V-Sequence for Region 5.
[10]
0
SWEEP5_1
Select Sweep Region for Region 5. 0 = No Sweep, 1 = Sweep.
[11]
0
MULTI5_1
Select Multiplier Region for Region 5. 0 = No Multiplier, 1 = Multiplier.
[15:12]
0
VSEQSEL6_1
Selected V-Sequence for Region 6.
[16]
0
SWEEP6_1
Select Sweep Region for Region 6. 0 = No Sweep, 1 = Sweep.
[17]
0
MULTI6_1
Select Multiplier Region for Region 6. 0 = No Multiplier, 1 = Multiplier.
[23:18]
UNUSED
Unused.
DA
[11:0]
0
SCP1_1
V-Sequence Change Position #1 for Field 1.
[23:12]
0
SCP2_1
V-Sequence Change Position #2 for Field 1.
DB
[11:0]
0
SCP3_1
V-Sequence Change Position #3 for Field 1.
[23:12]
0
SCP4_1
V-Sequence Change Position #4 for Field 1.
DC
[11:0]
0
VDLEN_1
VD Field Length (Number of Lines) for Field 1.
[23:12]
0
HDLAST_1
HD Line Length (Number of Pixels) for Last Line in Field 1.
DD
[3:0]
0
VPATSECOND_1
Selected Second V-Pattern Group for VSG Active Line.
[9:4]
0
SGMASK_1
Masking of VSG Outputs during VSG Active Line.
[21:10]
0
SGPATSEL_1
Selection of VSG Patterns for Each VSG Output.
DE
[11:0]
0
SGLINE1_1
VSG Active Line 1.
[23:12]
0
SGLINE2_1
VSG Active Line 2 (if no Second Line Needed, Set to Same as Line 1 or Max).
DF
[11:0]
0
SCP5_1
V-Sequence Change Position #5 for Field 1.
[23:12]
0
SCP6_1
V-Sequence Change Position #6 for Field 1.
REV. 0
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| AD9992BBCZRL | IC CCD SGNL PROC 12BIT 105CSPBGA |
| AD9995KCPZ | IC CCD SIGNAL PROCESSOR 56-LFCSP |
| ADA4424-6ARUZ | IC FILTR VID6CH SD/ED/HD 38TSSOP |
| ADATE302-02BBCZ | IC DCL ATE 500MHZ DUAL 84CSPBGA |
| ADATE304BBCZ | IC DCL ATE 200MHZ DUAL 84CSPBGA |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AD9992 | 制造商:AD 制造商全稱:Analog Devices 功能描述:12-Bit CCD Signal Processor with Precision Timing Generator |
| AD9992_07 | 制造商:AD 制造商全稱:Analog Devices 功能描述:12-Bit CCD Signal Processor with Precision Timing Generator |
| AD9992BBCZ | 功能描述:IC CCD SGNL PROC 12BIT 105CSPBGA RoHS:是 類別:集成電路 (IC) >> 接口 - 傳感器和探測器接口 系列:- 其它有關(guān)文件:Automotive Product Guide 產(chǎn)品培訓模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標準包裝:74 系列:- 類型:觸控式傳感器 輸入類型:數(shù)字 輸出類型:數(shù)字 接口:JTAG，串行 電流 - 電源:100µA 安裝類型:表面貼裝 封裝/外殼:20-TSSOP（0.173"，4.40mm 寬） 供應(yīng)商設(shè)備封裝:20-TSSOP 包裝:管件 |
| AD9992BBCZRL | 功能描述:IC CCD SGNL PROC 12BIT 105CSPBGA RoHS:是 類別:集成電路 (IC) >> 接口 - 傳感器和探測器接口 系列:- 其它有關(guān)文件:Automotive Product Guide 產(chǎn)品培訓模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標準包裝:74 系列:- 類型:觸控式傳感器 輸入類型:數(shù)字 輸出類型:數(shù)字 接口:JTAG，串行 電流 - 電源:100µA 安裝類型:表面貼裝 封裝/外殼:20-TSSOP（0.173"，4.40mm 寬） 供應(yīng)商設(shè)備封裝:20-TSSOP 包裝:管件 |
| AD9993BBCZ | 功能描述:IC MIXED-SIGNAL FRONT END 196BGA 制造商:analog devices inc. 系列:- 包裝:托盤 零件狀態(tài):在售 類型:ADC，DAC 輸入類型:LVDS 輸出類型:LVDS 接口:SPI 電流 - 電源:- 工作溫度:- 安裝類型:表面貼裝 封裝/外殼:196-LFBGA，CSPBGA 供應(yīng)商器件封裝:196-CSPBGA（12x12） 標準包裝:1 |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。