參數(shù)資料
型號(hào): AD9974BBCZRL
廠商: Analog Devices Inc
文件頁(yè)數(shù): 14/52頁(yè)
文件大小: 0K
描述: IC CCDSP DUAL 14BIT 100-CSPBGA
標(biāo)準(zhǔn)包裝: 1
類型: CCD 信號(hào)處理器,14 位
輸入類型: 邏輯
輸出類型: 邏輯
接口: 3 線串口
電流 - 電源: 55mA
安裝類型: 表面貼裝
封裝/外殼: 100-LFBGA,CSPBGA
供應(yīng)商設(shè)備封裝: 100-CSBGA(9x9)
包裝: 標(biāo)準(zhǔn)包裝
其它名稱: AD9974BBCZRLDKR
AD9974
Rev. A | Page 21 of 52
Register
Length (Bits)
Range
Description
HBLKTOGO1
13
0 to 8191 pixel location
First HBLK toggle position for odd lines in HBLK Mode 0 and HBLK Mode 1.
HBLKTOGO2
13
0 to 8191 pixel location
Second HBLK toggle position for odd lines in HBLK Mode 0 and HBLK Mode 1.
HBLKTOGO3
13
0 to 8191 pixel location
Third HBLK toggle position for odd lines in HBLK Mode 0 and HBLK Mode 1.
HBLKTOGO4
13
0 to 8191 pixel location
Fourth HBLK toggle position for odd lines in HBLK Mode 0 and HBLK Mode 1.
HBLKTOGO5
13
0 to 8191 pixel location
Fifth HBLK toggle position for odd lines in HBLK Mode 0 and HBLK Mode 1.
HBLKTOGO6
13
0 to 8191 pixel location
Sixth HBLK toggle position for odd lines in HBLK Mode 0 and HBLK Mode 1.
HBLKTOGE1
13
0 to 8191 pixel location
First HBLK toggle position for even lines in HBLK Mode 0 and HBLK Mode 1.
HBLKTOGE2
13
0 to 8191 pixel location
Second HBLK toggle position for even lines in HBLK Mode 0 and HBLK Mode 1.
HBLKTOGE3
13
0 to 8191 pixel location
Third HBLK toggle position for even lines in HBLK Mode 0 and HBLK Mode 1.
HBLKTOGE4
13
0 to 8191 pixel location
Fourth HBLK toggle position for even lines in HBLK Mode 0 and HBLK Mode 1.
HBLKTOGE5
13
0 to 8191 pixel location
Fifth HBLK toggle position for even lines in HBLK Mode 0 and HBLK Mode 1.
HBLKTOGE6
13
0 to 8191 pixel location
Sixth HBLK toggle position for even lines in HBLK Mode 0 and HBLK Mode 1.
RA0H1REPA/B/C
12
0 to 15 HCLK pulses
for each A, B, and C
HBLK Repeat Area 0. Number of H1 repetitions for HBLKSTARTA/B/C in
HBLK Mode 2 for even lines; odd lines are defined using HBLKALT_PAT.
[3:0] RA0H1REPA. Number of H1 pulses following HBLKSTARTA.
[7:4] RA0H1REPB. Number of H1 pulses following HBLKSTARTB.
[11:8] RA0H1REPC. Number of H1 pulses following HBLKSTARTC.
RA1H1REPA/B/C
12
0 to 15 HCLK pulses
HBLK Repeat Area 1. Number of H1 repetitions for HBLKSTARTA/B/C.
RA2H1REPA/B/C
12
0 to 15 HCLK pulses
HBLK Repeat Area 2. Number of H1 repetitions for HBLKSTARTA/B/C.
RA3H1REPA/B/C
12
0 to 15 HCLK pulses
HBLK Repeat Area 3. Number of H1 repetitions for HBLKSTARTA/B/C.
RA4H1REPA/B/C
12
0 to 15 HCLK pulses
HBLK Repeat Area 4. Number of H1 repetitions for HBLKSTARTA/B/C.
RA5H1REPA/B/C
12
0 to 15 HCLK pulses
HBLK Repeat Area 5. Number of H1 repetitions for HBLKSTARTA/B/C.
RA0H2REPA/B/C
12
0 to 15 HCLK pulses
for each A, B, and C
HBLK Repeat Area 0. Number of H2 repetitions for HBLKSTARTA/B/C in
HBLK Mode 2 for even lines; odd lines are defined using HBLKALT_PAT.
[3:0] RA0H2REPA. Number of H2 pulses following HBLKSTARTA.
[7:4] RA0H2REPB. Number of H2 pulses following HBLKSTARTB.
[11:8] RA0H2REPC. Number of H2 pulses following HBLKSTARTC.
RA1H2REPA/B/C
12
0 to 15 HCLK pulses
HBLK Repeat Area 1. Number of H2 repetitions for HBLKSTARTA/B/C.
RA2H2REPA/B/C
12
0 to 15 HCLK pulses
HBLK Repeat Area 2. Number of H2 repetitions for HBLKSTARTA/B/C.
RA3H2REPA/B/C
12
0 to 15 HCLK pulses
HBLK Repeat Area 3. Number of H2 repetitions for HBLKSTARTA/B/C.
RA4H2REPA/B/C
12
0 to 15 HCLK pulses
HBLK Repeat Area 4. Number of H2 repetitions for HBLKSTARTA/B/C.
RA5H2REPA/B/C
12
0 to 15 HCLK pulses
HBLK Repeat Area 5. Number of H2 repetitions for HBLKSTARTA/B/C.
HBLKSTARTA
13
0 to 8191 pixel location
HBLK Repeat Area Start Position A for HBLK Mode 2.
HBLKSTARTB
13
0 to 8191 pixel location
HBLK Repeat Area Start Position B for HBLK Mode 2.
HBLKSTARTC
13
0 to 8191 pixel location
HBLK Repeat Area Start Position C for HBLK Mode 2.
HBLKALT_PAT1
3
0 to 5 even repeat area
HBLK Mode 2, Odd Field Repeat Area 0 pattern, selected from even field.
Repeat areas previously defined.
HBLKALT_PAT2
3
0 to 5 even repeat area
HBLK Mode 2, Odd Field Repeat Area 1 pattern.
HBLKALT_PAT3
3
0 to 5 even repeat area
HBLK Mode 2, Odd Field Repeat Area 2 pattern.
HBLKALT_PAT4
3
0 to 5 even repeat area
HBLK Mode 2, Odd Field Repeat Area 3 pattern.
HBLKALT_PAT5
3
0 to 5 even repeat area
HBLK Mode 2, Odd Field Repeat Area 4 pattern.
HBLKALT_PAT6
3
0 to 5 even repeat area
HBLK Mode 2, Odd Field Repeat Area 5 pattern.
相關(guān)PDF資料
PDF描述
AD9979BCPZRL IC PROCESSOR CCD 14BIT 48-LFCSP
AD9980KSTZ-95 IC INTERFACE 8BIT ANALOG 80LQFP
AD9981KSTZ-95 IC INTERFACE 10BIT ANALOG 80LQFP
AD9983AKSTZ-170 IC DISPLAY 8BIT 170MSPS 80LQFP
AD9985KSTZ-140 IC INTERFACE 8BIT 140MSPS 80LQFP
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
AD9975 制造商:AD 制造商全稱:Analog Devices 功能描述:Broadband Modem Mixed-Signal Front End
AD9975ABST 制造商:AD 制造商全稱:Analog Devices 功能描述:Broadband Modem Mixed-Signal Front End
AD9975ABSTEB 制造商:AD 制造商全稱:Analog Devices 功能描述:Broadband Modem Mixed-Signal Front End
AD9975ABSTRL 制造商:AD 制造商全稱:Analog Devices 功能描述:Broadband Modem Mixed-Signal Front End
AD9975BST 制造商:Analog Devices 功能描述:Mixed Signal Front End 48-Pin LQFP 制造商:Rochester Electronics LLC 功能描述:10 BIT ANALOG FRONT END WITH HALF DUPLEX - Tape and Reel