- 您現(xiàn)在的位置：買賣IC網 > PDF目錄1895 > AD9974BBCZRL (Analog Devices Inc)IC CCDSP DUAL 14BIT 100-CSPBGA PDF資料下載
參數(shù)資料
| 型號： | AD9974BBCZRL |
| 廠商： | Analog Devices Inc |
| 文件頁數(shù)： | 11/52頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC CCDSP DUAL 14BIT 100-CSPBGA |
| 標準包裝： | 1 |
| 類型： | CCD 信號處理器，14 位 |
| 輸入類型： | 邏輯 |
| 輸出類型： | 邏輯 |
| 接口： | 3 線串口 |
| 電流 - 電源： | 55mA |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 100-LFBGA，CSPBGA |
| 供應商設備封裝： | 100-CSBGA（9x9） |
| 包裝： | 標準包裝 |
| 其它名稱： | AD9974BBCZRLDKR |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁當前第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁
AD9974
Rev. A | Page 19 of 52
Table 11. CLPOB and PBLK Pattern Registers
Parameter
Length (Bits)
Range
Description
CLPOB0_TOG1
13
0 to 8191 pixel location
First CLPOB0 toggle position within the line for each V-sequence.
CLPOB0_TOG2
13
0 to 8191 pixel location
Second CLPOB0 toggle position within the line for each V-sequence.
CLPOB1_TOG1
13
0 to 8191 pixel location
First CLPOB1 toggle position within the line for each V-sequence.
CLPOB1_TOG2
13
0 to 8191 pixel location
Second CLPOB1 toggle position within the line for each V-sequence.
CLPOB_POL
9
High/low
Starting polarity of CLPOB for each V-sequence [8:0] (in field registers).
CLPOB_PAT
9
0 to 9 settings
CLPOB pattern selection for each V-sequence [8:0] (in field registers).
CLPOBMASKSTART
13
0 to 8191 pixel location
CLPOB mask start position: three values available (in field registers).
CLPOBMASKEND
13
0 to 8191 pixel location
CLPOB mask end position: three values available (in field registers).
PBLK0_TOG1
13
0 to 8191 pixel location
First PBLK0 toggle position within the line for each V-sequence.
PBLK0_TOG2
13
0 to 8191 pixel location
Second PBLK0 toggle position within the line for each V-sequence.
PBLK1_TOG1
13
0 to 8191 pixel location
First PBLK1 toggle position within the line for each V-sequence.
PBLK1_TOG2
13
0 to 8191 pixel location
Second toggle position within the line for each V-sequence.
PBLK_POL
9
High/low
Starting polarity of PBLK for each V-sequence [8:0] (in field registers).
PBLK_PAT
9
0 to 9 settings
PBLK pattern selection for each V-sequence [8:0] (in field registers).
PBLKMASKSTART
13
0 to 8191 pixel location
PBLK mask start position: three values available (in field registers).
PBLKMASKEND
13
0 to 8191 pixel location
PBLK mask end position: three values available (in field registers).
HD
HBLK
BASIC HBLK PULSE IS GENERATED USING HBLKTOGE1 AND HBLKTOGE2 REGISTERS (HBLKALT = 0).
BLANK
HBLKTOGE1
HBLKTOGE2
05
95
5-
0
25
Figure 25. Typical Horizontal Blanking Pulse Placement (HBLKMODE = 0)
HD
HBLK
H1/H3
H2/H4
THE POLARITY OF H1/H3 DURING BLANKING IS PROGRAMMABLE
(H2/H4 POLARITY IS SEPARATELY PROGRAMMABLE)
05
95
5-
02
6
Figure 26. HBLK Masking Control
相關PDF資料 |
PDF描述 |
|---|---|
| AD9979BCPZRL | IC PROCESSOR CCD 14BIT 48-LFCSP |
| AD9980KSTZ-95 | IC INTERFACE 8BIT ANALOG 80LQFP |
| AD9981KSTZ-95 | IC INTERFACE 10BIT ANALOG 80LQFP |
| AD9983AKSTZ-170 | IC DISPLAY 8BIT 170MSPS 80LQFP |
| AD9985KSTZ-140 | IC INTERFACE 8BIT 140MSPS 80LQFP |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| AD9975 | 制造商:AD 制造商全稱:Analog Devices 功能描述:Broadband Modem Mixed-Signal Front End |
| AD9975ABST | 制造商:AD 制造商全稱:Analog Devices 功能描述:Broadband Modem Mixed-Signal Front End |
| AD9975ABSTEB | 制造商:AD 制造商全稱:Analog Devices 功能描述:Broadband Modem Mixed-Signal Front End |
| AD9975ABSTRL | 制造商:AD 制造商全稱:Analog Devices 功能描述:Broadband Modem Mixed-Signal Front End |
| AD9975BST | 制造商:Analog Devices 功能描述:Mixed Signal Front End 48-Pin LQFP 制造商:Rochester Electronics LLC 功能描述:10 BIT ANALOG FRONT END WITH HALF DUPLEX - Tape and Reel |
發(fā)布緊急采購，3分鐘左右您將得到回復。