Residual Phase Noise @ 15.1 MHz (f" />
參數(shù)資料
型號: AD9958BCPZ
廠商: Analog Devices Inc
文件頁數(shù): 41/44頁
文件大小: 0K
描述: IC DDS DUAL 500MSPS DAC 56LFCSP
產(chǎn)品培訓(xùn)模塊: Direct Digital Synthesis Tutorial Series (1 of 7): Introduction
Direct Digital Synthesizer Tutorial Series (7 of 7): DDS in Action
Direct Digital Synthesis Tutorial Series (3 of 7): Angle to Amplitude Converter
Direct Digital Synthesis Tutorial Series (6 of 7): SINC Envelope Correction
Direct Digital Synthesis Tutorial Series (4 of 7): Digital-to-Analog Converter
Direct Digital Synthesis Tutorial Series (2 of 7): The Accumulator
設(shè)計資源: Low Jitter Sampling Clock Generator for High Performance ADCs Using AD9958/9858 and AD9515 (CN0109)
Phase Coherent FSK Modulator (CN0186)
標準包裝: 1
分辨率(位): 10 b
主 fclk: 500MHz
調(diào)節(jié)字寬(位): 32 b
電源電壓: 1.71 V ~ 1.96 V
工作溫度: -40°C ~ 85°C
安裝類型: 表面貼裝
封裝/外殼: 56-VFQFN 裸露焊盤,CSP
供應(yīng)商設(shè)備封裝: 56-LFCSP-VQ(8x8)
包裝: 托盤
產(chǎn)品目錄頁面: 552 (CN2011-ZH PDF)
配用: AD9958/PCBZ-ND - BOARD EVALUATION FOR AD9958
AD9958
Data Sheet
Rev. B | Page 6 of 44
Parameter
Min
Typ
Max
Unit
Test Conditions/Comments
Residual Phase Noise @ 15.1 MHz (fOUT) with REFCLK
Multiplier Enabled 20×
@ 1 kHz Offset
127
dBc/Hz
@ 10 kHz Offset
136
dBc/Hz
@ 100 kHz Offset
139
dBc/Hz
@ 1 MHz Offset
138
dBc/Hz
Residual Phase Noise @ 40.1 MHz (fOUT) with REFCLK
Multiplier Enabled 20×
@ 1 kHz Offset
117
dBc/Hz
@ 10 kHz Offset
128
dBc/Hz
@ 100 kHz Offset
132
dBc/Hz
@ 1 MHz Offset
130
dBc/Hz
Residual Phase Noise @ 75.1 MHz (fOUT) with REFCLK
Multiplier Enabled 20×
@ 1 kHz Offset
110
dBc/Hz
@ 10 kHz Offset
121
dBc/Hz
@ 100 kHz Offset
125
dBc/Hz
@ 1 MHz Offset
123
dBc/Hz
Residual Phase Noise @ 100.3 MHz (fOUT) with REFCLK
Multiplier Enabled 20×
@ 1 kHz Offset
107
dBc/Hz
@ 10 kHz Offset
119
dBc/Hz
@ 100 kHz Offset
121
dBc/Hz
@ 1 MHz Offset
119
dBc/Hz
SERIAL PORT TIMING CHARACTERISTICS
Maximum Frequency Serial Clock (SCLK)
200
MHz
Minimum SCLK Pulse Width Low (tPWL)
1.6
ns
Minimum SCLK Pulse Width High (tPWH)
2.2
ns
Minimum Data Setup Time (tDS)
2.2
ns
Minimum Data Hold Time
0
ns
Minimum CS Setup Time (tPRE)
1.0
ns
Minimum Data Valid Time for Read Operation
12
ns
MISCELLANEOUS TIMING CHARACTERISTICS
MASTER_RESET Minimum Pulse Width
1
Min pulse width = 1 sync clock period
I/O_UPDATE Minimum Pulse Width
1
Min pulse width = 1 sync clock period
Minimum Setup Time (I/O_UPDATE to SYNC_CLK)
4.8
ns
Rising edge to rising edge
Minimum Hold Time (I/O_UPDATE to SYNC_CLK)
0
ns
Rising edge to rising edge
Minimum Setup Time (Profile Inputs to SYNC_CLK)
5.4
ns
Minimum Hold Time (Profile Inputs to SYNC_CLK)
0
ns
Minimum Setup Time (SDIO Inputs to SYNC_CLK)
2.5
ns
Minimum Hold Time (SDIO Inputs to SYNC_CLK)
0
ns
Propagation Time Between REF_CLK and SYNC_CLK
2.25
3.5
5.5
ns
Profile Pin Toggle Rate
2
Sync
clocks
CMOS LOGIC INPUTS
VIH
2.0
V
VIL
0.8
V
Logic 1 Current
3
12
A
Logic 0 Current
12
A
Input Capacitance
2
pF
CMOS LOGIC OUTPUTS
1 mA load
VOH
2.7
V
VOL
0.4
V
相關(guān)PDF資料
PDF描述
VE-B1D-IY-F1 CONVERTER MOD DC/DC 85V 50W
VE-B1B-IY-F3 CONVERTER MOD DC/DC 95V 50W
VE-B13-IY-F2 CONVERTER MOD DC/DC 24V 50W
VE-B12-IY-F3 CONVERTER MOD DC/DC 15V 50W
AD9954YSVZ IC DDS DAC 14BIT 1.8V 48-TQFP
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
AD9958BCPZ-REEL7 功能描述:IC DDS DUAL 10BIT DAC 56LFCSP RoHS:是 類別:集成電路 (IC) >> 接口 - 直接數(shù)字合成 (DDS) 系列:- 產(chǎn)品變化通告:Product Discontinuance 27/Oct/2011 標準包裝:2,500 系列:- 分辨率(位):10 b 主 fclk:25MHz 調(diào)節(jié)字寬(位):32 b 電源電壓:2.97 V ~ 5.5 V 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:16-TSSOP(0.173",4.40mm 寬) 供應(yīng)商設(shè)備封裝:16-TSSOP 包裝:帶卷 (TR)
AD9959 制造商:AD 制造商全稱:Analog Devices 功能描述:4 Channel 500MSPS DDS with 10-bit DACs
AD9959/PCBZ 功能描述:BOARD EVALUATION FOR AD9959 RoHS:是 類別:編程器,開發(fā)系統(tǒng) >> 評估演示板和套件 系列:- 標準包裝:1 系列:PSoC® 主要目的:電源管理,熱管理 嵌入式:- 已用 IC / 零件:- 主要屬性:- 次要屬性:- 已供物品:板,CD,電源
AD9959/PCBZ 制造商:Analog Devices 功能描述:AD9959, DDS, DAC, GUI, USB, EVALUATION B
AD9959/PCBZ1 制造商:AD 制造商全稱:Analog Devices 功能描述:4-Channel, 500 MSPS DDS with 10-Bit DACs