- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄10978 > AD9958BCPZ (Analog Devices Inc)IC DDS DUAL 500MSPS DAC 56LFCSP PDF資料下載
參數(shù)資料
| 型號(hào)： | AD9958BCPZ |
| 廠商： | Analog Devices Inc |
| 文件頁(yè)數(shù)： | 22/44頁(yè) |
| 文件大小： | 0K |
| 描述： | IC DDS DUAL 500MSPS DAC 56LFCSP |
| 產(chǎn)品培訓(xùn)模塊： | Direct Digital Synthesis Tutorial Series (1 of 7): Introduction Direct Digital Synthesizer Tutorial Series (7 of 7): DDS in Action Direct Digital Synthesis Tutorial Series (3 of 7): Angle to Amplitude Converter Direct Digital Synthesis Tutorial Series (6 of 7): SINC Envelope Correction Direct Digital Synthesis Tutorial Series (4 of 7): Digital-to-Analog Converter Direct Digital Synthesis Tutorial Series (2 of 7): The Accumulator |
| 設(shè)計(jì)資源： | Low Jitter Sampling Clock Generator for High Performance ADCs Using AD9958/9858 and AD9515 (CN0109) Phase Coherent FSK Modulator (CN0186) |
| 標(biāo)準(zhǔn)包裝： | 1 |
| 分辨率（位）： | 10 b |
| 主 fclk： | 500MHz |
| 調(diào)節(jié)字寬（位）： | 32 b |
| 電源電壓： | 1.71 V ~ 1.96 V |
| 工作溫度： | -40°C ~ 85°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 56-VFQFN 裸露焊盤，CSP |
| 供應(yīng)商設(shè)備封裝： | 56-LFCSP-VQ（8x8） |
| 包裝： | 托盤 |
| 產(chǎn)品目錄頁(yè)面： | 552 (CN2011-ZH PDF) |
| 配用： | AD9958/PCBZ-ND - BOARD EVALUATION FOR AD9958 |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)當(dāng)前第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)
Data Sheet
AD9958
Rev. B | Page 29 of 44
SYNCHRONIZING MULTIPLE AD9958 DEVICES
The AD9958 allows easy synchronization of multiple AD9958
devices. At power-up, the phase of SYNC_CLK can be offset
between multiple devices. To correct for the offset and align the
SYNC_CLK edges, there are three methods (one automatic mode
and two manual modes) of synchronizing the SYNC_CLK edges.
These modes force the internal state machines of multiple
devices to a known state, which aligns the SYNC_CLK edges.
In addition, the user must send a coincident I/O_UPDATE to
multiple devices to maintain synchronization. Any mismatch in
REF_CLK phase between devices results in a corresponding
phase mismatch on the SYNC_CLK edges.
AUTOMATIC MODE SYNCHRONIZATION
In automatic mode, multiple part synchronization is achieved
by connecting the SYNC_OUT pin on the master device to the
SYNC_IN pins of the slave devices. Devices are configured as
master or slave through programming bits, accessible via the
serial port.
A configuration for synchronizing multiple AD9958 devices in
automatic mode is shown in the Application Circuits section. In
this configuration, the AD9510 provides coincident REF_CLK
and SYNC_OUT signals to all devices.
Operation
The first step is to program the master and slave devices for
their respective roles and then write the auto sync enable bit
(FR2[7] = 1. Enabling the master device is performed by writing
its multidevice sync master enable bit in Function Register 2
(FR2[6]) = 1. This causes the SYNC_OUT of the master device
to output a pulse that has a pulse width equal to one system
clock period and a frequency equal to one-fourth of the system
clock frequency. Enabling devices as slaves is performed by
writing FR2[6] = 0.
In automatic synchronizing mode, the slave devices sample
SYNC_OUT pulses from the master device on the SYNC_IN
of the slave devices, and a comparison of all state machines is
made by the autosynchronization circuitry. If the slave devices
state machines are not identical to the master, the slave devices
state machines are stalled for one system clock cycle. This proce-
dure synchronizes the slave devices within three SYNC_CLK
periods.
Delay Time Between SYNC_OUT and SYNC_IN
When the delay between SYNC_OUT and SYNC_IN exceeds
one system clock period, the system clock offset bits (FR2[1:0])
are used to compensate. The default state of these bits is 00, which
implies that the SYNC_OUT of the master and the SYNC_IN of
the slave have a propagation delay of less than one system clock
period. If the propagation time is greater than one system clock
period, the time should be measured and the appropriate offset
programmed. Table 24 describes the delays required per system
clock offset value.
Table 24. System Clock Offset (Delay) Assignments
System Clock
Offset (FR2[1:0])
SYNC_OUT/SYNC_IN
Propagation Delay
00
0 ≤ delay ≤ 1
01
1 ≤ delay ≤ 2
10
2 ≤ delay ≤ 3
11
3 ≤ delay ≤ 4
Automatic Synchronization Status Bits
If a slave device falls out of sync, the sync status bit is set high.
The multidevice sync status bit (FR2[5]) can be read through
the serial port. It is automatically cleared when read.
The synchronization routine continues to operate regardless of
the state of FR2[5]. FR2[5] can be masked by writing Logic 1 to
the multidevice sync mask bit (FR2[4]). If FR2[5] is masked, it is
held low.
MANUAL SOFTWARE MODE SYNCHRONIZATION
Manual software mode is enabled by setting the manual software
sync bit (FR1[0]) to Logic 1 in a device. In this mode, the I/O
update that writes the manual software sync bit to Logic 0 stalls
the state machine of the clock generator for one system clock
cycle. Stalling the clock generation state machine by one cycle
changes the phase relationship of SYNC_CLK between devices
by one system clock period (90°).
Note that the user may have to repeat this process until the
devices have their SYNC_CLK signals in phase. The SYNC_IN
input can be left floating because it has an internal pull-up. The
SYNC_OUT pin is not used.
The synchronization is complete when the master and slave
devices have their SYNC_CLK signals in phase.
MANUAL HARDWARE MODE SYNCHRONIZATION
Manual hardware mode is enabled by setting the manual hardware
sync bit (FR1[1]) to Logic 1 in a device. In manual hardware
synchronization mode, the SYNC_CLK stalls by one system
clock cycle each time a rising edge is detected on the SYNC_IN
input. Stalling the SYNC_CLK state machine by one cycle changes
the phase relationship of SYNC_CLK between devices by one
system clock period (90°).
Note that the user may have to repeat the process until the devices
have their SYNC_CLK signals in phase. The SYNC_IN input
can be left floating because it has an internal pull-up. The
SYNC_OUT is not used.
The synchronization is complete when the master and slave
devices have their SYNC_CLK signals in phase.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| VE-B1D-IY-F1 | CONVERTER MOD DC/DC 85V 50W |
| VE-B1B-IY-F3 | CONVERTER MOD DC/DC 95V 50W |
| VE-B13-IY-F2 | CONVERTER MOD DC/DC 24V 50W |
| VE-B12-IY-F3 | CONVERTER MOD DC/DC 15V 50W |
| AD9954YSVZ | IC DDS DAC 14BIT 1.8V 48-TQFP |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AD9958BCPZ-REEL7 | 功能描述:IC DDS DUAL 10BIT DAC 56LFCSP RoHS:是 類別:集成電路 (IC) >> 接口 - 直接數(shù)字合成 (DDS) 系列:- 產(chǎn)品變化通告:Product Discontinuance 27/Oct/2011 標(biāo)準(zhǔn)包裝:2,500 系列:- 分辨率（位）:10 b 主 fclk:25MHz 調(diào)節(jié)字寬（位）:32 b 電源電壓:2.97 V ~ 5.5 V 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:16-TSSOP（0.173"，4.40mm 寬） 供應(yīng)商設(shè)備封裝:16-TSSOP 包裝:帶卷 (TR) |
| AD9959 | 制造商:AD 制造商全稱:Analog Devices 功能描述:4 Channel 500MSPS DDS with 10-bit DACs |
| AD9959/PCBZ | 功能描述:BOARD EVALUATION FOR AD9959 RoHS:是 類別:編程器，開(kāi)發(fā)系統(tǒng) >> 評(píng)估演示板和套件 系列:- 標(biāo)準(zhǔn)包裝:1 系列:PSoC® 主要目的:電源管理，熱管理 嵌入式:- 已用 IC / 零件:- 主要屬性:- 次要屬性:- 已供物品:板，CD，電源 |
| AD9959/PCBZ | 制造商:Analog Devices 功能描述:AD9959, DDS, DAC, GUI, USB, EVALUATION B |
| AD9959/PCBZ1 | 制造商:AD 制造商全稱:Analog Devices 功能描述:4-Channel, 500 MSPS DDS with 10-Bit DACs |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。