- 您現在的位置：買賣IC網 > PDF目錄10978 > AD9958BCPZ (Analog Devices Inc)IC DDS DUAL 500MSPS DAC 56LFCSP PDF資料下載
參數資料
| 型號： | AD9958BCPZ |
| 廠商： | Analog Devices Inc |
| 文件頁數： | 13/44頁 |
| 文件大小： | 0K |
| 描述： | IC DDS DUAL 500MSPS DAC 56LFCSP |
| 產品培訓模塊： | Direct Digital Synthesis Tutorial Series (1 of 7): Introduction Direct Digital Synthesizer Tutorial Series (7 of 7): DDS in Action Direct Digital Synthesis Tutorial Series (3 of 7): Angle to Amplitude Converter Direct Digital Synthesis Tutorial Series (6 of 7): SINC Envelope Correction Direct Digital Synthesis Tutorial Series (4 of 7): Digital-to-Analog Converter Direct Digital Synthesis Tutorial Series (2 of 7): The Accumulator |
| 設計資源： | Low Jitter Sampling Clock Generator for High Performance ADCs Using AD9958/9858 and AD9515 (CN0109) Phase Coherent FSK Modulator (CN0186) |
| 標準包裝： | 1 |
| 分辨率（位）： | 10 b |
| 主 fclk： | 500MHz |
| 調節(jié)字寬（位）： | 32 b |
| 電源電壓： | 1.71 V ~ 1.96 V |
| 工作溫度： | -40°C ~ 85°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 56-VFQFN 裸露焊盤，CSP |
| 供應商設備封裝： | 56-LFCSP-VQ（8x8） |
| 包裝： | 托盤 |
| 產品目錄頁面： | 552 (CN2011-ZH PDF) |
| 配用： | AD9958/PCBZ-ND - BOARD EVALUATION FOR AD9958 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁當前第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁
AD9958
Data Sheet
Rev. B | Page 20 of 44
Single-Tone Mode—Matched Pipeline Delay
In single-tone mode, the AD9958 offers matched pipeline delay
to the DAC input for all frequency, phase, and amplitude changes.
This avoids having to deal with different pipeline delays between
the three input ports for such applications. The feature is enabled
by asserting the matched pipe delays active bit found in the
channel function register (CFR, Register 0x03). This feature
is available in single-tone mode only.
REFERENCE CLOCK MODES
The AD9958 supports multiple reference clock configurations
to generate the internal system clock. As an alternative to
clocking the part directly with a high frequency clock source,
the system clock can be generated using the internal, PLL-based
reference clock multiplier. An on-chip oscillator circuit is also
available for providing a low frequency reference signal by
connecting a crystal to the clock input pins. Enabling these
features allows the part to operate with a low frequency clock
source and still provide a high update rate for the DDS and
DAC. However, using the clock multiplier changes the output
phase noise characteristics. For best phase noise performance,
a clean, stable clock with a high slew is required (see Figure 17
and Figure 18).
Enabling the PLL allows multiplication of the reference clock
frequency from 4× to 20×, in integer steps. The PLL multiplica-
tion value is represented by a 5-bit multiplier value. These bits
are located in Function Register 1 (FR1, Register 0x01), Bits[22:18]
(see the Register Maps and Bit Descriptions section).
When FR1[22:18] is programmed with values ranging from
4 to 20 (decimal), the clock multiplier is enabled. The integer
value in the register represents the multiplication factor. The
system clock rate with the clock multiplier enabled is equal to
the reference clock rate multiplied by the multiplication factor.
If FR1[22:18] is programmed with a value less than 4 or greater
than 20, the clock multiplier is disabled and the multiplication
factor is effectively 1.
Whenever the PLL clock multiplier is enabled or the multiplica-
tion value is changed, time should be allowed to lock the PLL
(typically 1 ms).
Note that the output frequency of the PLL is restricted to a
frequency range of 100 MHz to 500 MHz. However, there is a
VCO gain control bit that must be used appropriately. The VCO
gain control bit defines two ranges (low/high) of frequency
output. The VCO gain control bit defaults to low (see Table 1
for details).
The charge pump current in the PLL defaults to 75 A. This
setting typically produces the best phase noise characteristics.
Increasing the charge pump current may degrade phase noise,
but it decreases the lock time and changes the loop bandwidth.
Enabling the on-chip oscillator for crystal operation is performed
by driving CLK_MODE_SEL (Pin 24) to logic high (1.8 V
logic). With the on-chip oscillator enabled, connection of an
external crystal to the REF_CLK and REF_CLK inputs is made,
producing a low frequency reference clock. The frequency of
the crystal must be in the range of 20 MHz to 30 MHz.
for more details.
Reference Clock Input Circuitry
The reference clock input circuitry has two modes of operation
controlled by the logic state of Pin 24 (CLK_MODE_SEL). The
first mode (logic low) configures as an input buffer. In this
mode, the reference clock must be ac-coupled to the input due
to internal dc biasing. This mode supports either differential
or single-ended configurations. If single-ended mode is chosen,
the complementary reference clock input (Pin 22) should be
decoupled to AVDD or AGND via a 0.1 F capacitor. Figure 33
to Figure 35 exemplify typical reference clock configurations for
the AD9958.
Figure 33. Differential Coupling from Single-Ended Source
The reference clock inputs can also support an LVPECL or
PECL driver as the reference clock source.
Figure 34. Differential Clock Source Hook-Up
The second mode of operation (Pin 24 = logic high = 1.8 V)
provides an internal oscillator for crystal operation. In this
mode, both clock inputs are dc-coupled via the crystal leads
and are bypassed. The range of crystal frequencies supported is
from 20 MHz to 30 MHz. Figure 35 shows the configuration
for using a crystal.
Table 4. Clock Configuration
CLK_MODE_SEL, Pin 24 FR1[22:18] PLL Divider Ratio = M
Crystal Oscillator Enabled
System Clock (fSYSCLK)
Min/Max Freq. Range (MHz)
High = 1.8 V Logic
4 ≤ M ≤ 20
Yes
fSYSCLK = fOSC × M
100 < fSYSCLK < 500
High = 1.8 V Logic
M < 4 or M > 20
Yes
fSYSCLK = fOSC
20 < fSYSCLK < 30
Low
4 ≤ M ≤ 20
No
fSYSCLK = fREFCLK × M
100 < fSYSCLK < 500
Low
M < 4 or M > 20
No
fSYSCLK = fREFCLK
0 < fSYSCLK < 500
1:1
BALUN
REF_CLK
PIN 23
REFCLK
SOURCE
REF_CLK
PIN 22
50
0.1F
05252-
117
REF_CLK
PIN 23
REF_CLK
PIN 22
0.1F
LVPECL/
PECL
DRIVER
TERMINATION
05252-
118
相關PDF資料 |
PDF描述 |
|---|---|
| VE-B1D-IY-F1 | CONVERTER MOD DC/DC 85V 50W |
| VE-B1B-IY-F3 | CONVERTER MOD DC/DC 95V 50W |
| VE-B13-IY-F2 | CONVERTER MOD DC/DC 24V 50W |
| VE-B12-IY-F3 | CONVERTER MOD DC/DC 15V 50W |
| AD9954YSVZ | IC DDS DAC 14BIT 1.8V 48-TQFP |
相關代理商/技術參數 |
參數描述 |
|---|---|
| AD9958BCPZ-REEL7 | 功能描述:IC DDS DUAL 10BIT DAC 56LFCSP RoHS:是 類別:集成電路 (IC) >> 接口 - 直接數字合成 (DDS) 系列:- 產品變化通告:Product Discontinuance 27/Oct/2011 標準包裝:2,500 系列:- 分辨率（位）:10 b 主 fclk:25MHz 調節(jié)字寬（位）:32 b 電源電壓:2.97 V ~ 5.5 V 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:16-TSSOP（0.173"，4.40mm 寬） 供應商設備封裝:16-TSSOP 包裝:帶卷 (TR) |
| AD9959 | 制造商:AD 制造商全稱:Analog Devices 功能描述:4 Channel 500MSPS DDS with 10-bit DACs |
| AD9959/PCBZ | 功能描述:BOARD EVALUATION FOR AD9959 RoHS:是 類別:編程器，開發(fā)系統 >> 評估演示板和套件 系列:- 標準包裝:1 系列:PSoC® 主要目的:電源管理，熱管理 嵌入式:- 已用 IC / 零件:- 主要屬性:- 次要屬性:- 已供物品:板，CD，電源 |
| AD9959/PCBZ | 制造商:Analog Devices 功能描述:AD9959, DDS, DAC, GUI, USB, EVALUATION B |
| AD9959/PCBZ1 | 制造商:AD 制造商全稱:Analog Devices 功能描述:4-Channel, 500 MSPS DDS with 10-Bit DACs |
發(fā)布緊急采購，3分鐘左右您將得到回復。