- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄10978 > AD9958BCPZ (Analog Devices Inc)IC DDS DUAL 500MSPS DAC 56LFCSP PDF資料下載
參數(shù)資料
| 型號(hào)： | AD9958BCPZ |
| 廠商： | Analog Devices Inc |
| 文件頁數(shù)： | 30/44頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC DDS DUAL 500MSPS DAC 56LFCSP |
| 產(chǎn)品培訓(xùn)模塊： | Direct Digital Synthesis Tutorial Series (1 of 7): Introduction Direct Digital Synthesizer Tutorial Series (7 of 7): DDS in Action Direct Digital Synthesis Tutorial Series (3 of 7): Angle to Amplitude Converter Direct Digital Synthesis Tutorial Series (6 of 7): SINC Envelope Correction Direct Digital Synthesis Tutorial Series (4 of 7): Digital-to-Analog Converter Direct Digital Synthesis Tutorial Series (2 of 7): The Accumulator |
| 設(shè)計(jì)資源： | Low Jitter Sampling Clock Generator for High Performance ADCs Using AD9958/9858 and AD9515 (CN0109) Phase Coherent FSK Modulator (CN0186) |
| 標(biāo)準(zhǔn)包裝： | 1 |
| 分辨率（位）： | 10 b |
| 主 fclk： | 500MHz |
| 調(diào)節(jié)字寬（位）： | 32 b |
| 電源電壓： | 1.71 V ~ 1.96 V |
| 工作溫度： | -40°C ~ 85°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 56-VFQFN 裸露焊盤，CSP |
| 供應(yīng)商設(shè)備封裝： | 56-LFCSP-VQ（8x8） |
| 包裝： | 托盤 |
| 產(chǎn)品目錄頁面： | 552 (CN2011-ZH PDF) |
| 配用： | AD9958/PCBZ-ND - BOARD EVALUATION FOR AD9958 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁當(dāng)前第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁
AD9958
Data Sheet
Rev. B | Page 36 of 44
REGISTER MAPS AND BIT DESCRIPTIONS
REGISTER MAPS
Table 28. Control Register Map
Register
Name
(Serial
Address)
Bit
Range
Bit 7
(MSB)
Bit 6
Bit 5
Bit 4
Bit 3
Bit 2
Bit 1
Bit 0
(LSB)
Default
Value
Channel
Select
Register
(CSR)
(0x00)
[7:0]
Channel 1
enable1
Channel 0
enable1
Open2
Must
be 0
Serial I/O mode
select[2:1]
LSB first
0xF0
Function
Register 1
(FR1)
(0x01)
[23:16]
VCO gain
control
PLL divider ratio[22:18]
Charge pump
control[17:16]
0x00
[15:8]
Open
Profile pin configuration (PPC)[14:12]
Ramp-up/
ramp-down
(RU/RD)[11:10]
Modulation level[9:8]
0x00
[7:0]
Reference
clock input
power-down
External power-
down mode
SYNC_CLK
disable
DAC reference
power-down
Open[3:2]
Manual
hardware
sync
Manual
software
sync
0x00
Function
Register 2
(FR2)
(0x02)
[15:8]
All channels
autoclear
sweep
accumulator
All channels
clear wweep
accumulator
All channels
autoclear phase
accumulator
All channels
clear phase
accumulator
Open[11:8]
0x00
[7:0]
Auto sync
enable
Multidevice sync
master enable
Multidevice sync
status
Multidevice sync
mask
Open[3:2]
System clock
offset[1:0]
0x00
1
Channel enable bits do not require an I/O update to be activated. These bits are active immediately after the byte containing the bits is written. All other bits need an
I/O update to become active. The two channel enable bits shown in Table 28 are used to enable/disable any combination of the two channels. The default for both
channels is enabled. In readback mode, enable one channel enable bit at a time.
2
This bit must be disabled (Logic 0) in readback mode.
In the channel select register, if the user wants two different
frequencies for the two DDS channels, use the following
protocol:
1. Enable (Logic 1) the Channel 0 enable bit, which is located
in the channel select register, and disable the Channel 1
enable bit (Logic 0).
2. Write the desired frequency tuning word for Channel 0, as
described in Step 1, and then disable the Channel 0 enable
bit (Logic 0).
3. Enable the Channel 1 enable bit only, located in the
channel select Register.
4. Write the desired frequency tuning word for Channel 1 in
Step 3.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| VE-B1D-IY-F1 | CONVERTER MOD DC/DC 85V 50W |
| VE-B1B-IY-F3 | CONVERTER MOD DC/DC 95V 50W |
| VE-B13-IY-F2 | CONVERTER MOD DC/DC 24V 50W |
| VE-B12-IY-F3 | CONVERTER MOD DC/DC 15V 50W |
| AD9954YSVZ | IC DDS DAC 14BIT 1.8V 48-TQFP |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AD9958BCPZ-REEL7 | 功能描述:IC DDS DUAL 10BIT DAC 56LFCSP RoHS:是 類別:集成電路 (IC) >> 接口 - 直接數(shù)字合成 (DDS) 系列:- 產(chǎn)品變化通告:Product Discontinuance 27/Oct/2011 標(biāo)準(zhǔn)包裝:2,500 系列:- 分辨率（位）:10 b 主 fclk:25MHz 調(diào)節(jié)字寬（位）:32 b 電源電壓:2.97 V ~ 5.5 V 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:16-TSSOP（0.173"，4.40mm 寬） 供應(yīng)商設(shè)備封裝:16-TSSOP 包裝:帶卷 (TR) |
| AD9959 | 制造商:AD 制造商全稱:Analog Devices 功能描述:4 Channel 500MSPS DDS with 10-bit DACs |
| AD9959/PCBZ | 功能描述:BOARD EVALUATION FOR AD9959 RoHS:是 類別:編程器，開發(fā)系統(tǒng) >> 評(píng)估演示板和套件 系列:- 標(biāo)準(zhǔn)包裝:1 系列:PSoC® 主要目的:電源管理，熱管理 嵌入式:- 已用 IC / 零件:- 主要屬性:- 次要屬性:- 已供物品:板，CD，電源 |
| AD9959/PCBZ | 制造商:Analog Devices 功能描述:AD9959, DDS, DAC, GUI, USB, EVALUATION B |
| AD9959/PCBZ1 | 制造商:AD 制造商全稱:Analog Devices 功能描述:4-Channel, 500 MSPS DDS with 10-Bit DACs |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。