參數(shù)資料
型號(hào)： AD9880KSTZ-150
廠商： Analog Devices Inc
文件頁數(shù)： 33/64頁
文件大?。?/td> 0K
描述： IC INTERFACE/HDMI 150MHZ 100LQFP
標(biāo)準(zhǔn)包裝： 1
應(yīng)用： 視頻
接口： 模擬，HDMI
電源電壓： 3.15 V ~ 3.47 V
封裝/外殼： 100-LQFP
供應(yīng)商設(shè)備封裝： 100-LQFP（14x14）
包裝： 托盤
安裝類型： 表面貼裝
產(chǎn)品目錄頁面： 775 (CN2011-ZH PDF)
配用： AD9880/PCBZ-ND - KIT EVALUATION AD9880
AD9880
Rev. 0 | Page 39 of 64
0x0D
7-0
Blue Channel Offset
These eight bits are the blue channel offset control.
The offset control shifts the analog input, resulting in
a change in brightness. Note that the function of the
offset register depends on whether clamp feedback is
enabled (Register 0x1C, Bit 7 = 1).
If clamp feedback is disabled, the offset register bits
control the absolute offset added to the channel. The
offset control provides a +127/128 LSBs of adjust-
ment range, with 1 LSB of offset corresponding to
1 LSB of output code. If clamp feedback is enabled
these bits provide the relative offset (brightness) from
the offset adjust in the previous register. The power-up
default is 0x80.
SYNC
0x0E
7-0
Sync Separator
Selects the max Hsync pulse width for composite sync
separation. Power-down default is 0x20.
0x0F
7-2
SOG Comparator Threshold Enter
The enter level for the SOG slicer. Must be < than exit
level (Register 0x10). The power-up default is 0x10.
0x10
7-2
SOG Comparator Threshold Exit
The exit level for the SOG slicer. Must be > enter level
(Register 0x0F). The power-up default is 0x10.
0x11
7
Hsync Source
0 = Hsync, 1 = SOG. The power-up default is 0. These
selections are ignored if Register 0x11, Bit 6 = 0.
0x11
6
Hsync Source Override
0 = auto Hsync source, 1 = manual Hsync source.
Manual Hsync source is defined in Register 0x11,
Bit 7. The power-up default is 0.
0x11
5
Vsync Source
0 = Vsync, 1 = Vsync from SOG. The power-up
default is 0. These selections are ignored if Register
0x11, Bit 4 = 0.
0x11
4
Vsync Source Override
0 = auto Vsync source, 1 = MANUAL Vsync source.
Manual Vsync source is defined in Register 0x11,
Bit 5. The power-up default is 0.
0x11
3
Channel Select
0 = Channel 0, 1 = Channel 1. The power-up default is
0. These selections are ignored if Register 0x11,
Bit 2 = 0.
0x11
2
Channel Select Override
0 = auto channel select, 1 = manual channel select.
Manual channel select is defined in Register 0x11,
Bit 3. The power-up default is 0.
0x11
1
Interface Select
0 = analog interface, 1 = digital interface. The power-
up default is 0. These selections are ignored if
Register 0x11, Bit 0 = 0.
0x11
0
Interface Select Override
0 = auto interface select, 1 = manual interface select.
Manual interface select is defined in Register 0x11,
Bit 1. The power-up default is 0.
0x12
7
Input Hsync Polarity
0 = active low, 1 = active high. The power-up default is
1. These selections are ignored if Register 10x2,
Bit 6 = 0.
0x12
6
Hsync Polarity Override
0 = auto Hsync polarity, 1 = manual Hsync polarity.
Manual Hsync polarity is defined in Register 0x11,
Bit 7. The power-up default is 0.
0x12
5
Input Vsync Polarity
0 = active low, 1 = active high. The power-up default is
1. These selections are ignored if Register 0x11,
Bit 4 = 0.
0x12
4
Vsync Polarity Override
0 = auto Vsync polarity, 1 = manual Vsync polarity.
Manual Vsync polarity is defined in Register 0x11,
Bit 5. The power-up default is 0.
COAST AND CLAMP CONTROLS
0x12
3
Input Coast Polarity
0 = active low, 1 = active high. The power-up default
is 1.
0x12
2
Coast Polarity Override
0 = auto Coast polarity, 1 = manual Coast polarity.
The power-up default is 0.
0x12
1
Coast Source
0 = internal Coast, 1 = external Coast. The power-up
default is 0.
0x12
0
Filter Coast Vsync
0 = use raw Vsync for Coast generation, 1 = use
filtered Vsync for Coast generation The power-up
default is 1.
相關(guān)PDF資料
PDF描述
MS3126E14-5SX CONN PLUG 5POS STRAIGHT W/SCKT
MS3126E14-5S CONN PLUG 5POS STRAIGHT W/SCKT
0533980771 CONN HEADER 7POS 1.25MM VERT SMD
AD9883ABSTZ-110 IC FLAT PANEL INTERFACE 80-LQFP
V28C48H100BF CONVERTER MOD DC/DC 48V 100W
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
AD9880XSTZ-100 制造商:Analog Devices 功能描述:IC, ANALOG/HDMI DUAL DISPLAY INTERFACE, PQFP100
AD9882 制造商:AD 制造商全稱:Analog Devices 功能描述:Dual Interface for Flat Panel Displays
AD9882/PCB 制造商:Analog Devices 功能描述:DUAL INTRFC FOR FLAT PNL DISPLAY 100LQFP - Bulk
AD9882A 制造商:AD 制造商全稱:Analog Devices 功能描述:Dual Interface for Flat Panel Displays
AD9882A/PCB 制造商:AD 制造商全稱:Analog Devices 功能描述:Dual Interface for Flat Panel Displays
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。

采購需求

(若只采購一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購

我的聯(lián)系方式

*
*
*