- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄10979 > AD9852ASTZ (Analog Devices Inc)IC DDS SYNTHESIZER CMOS 80-LQFP PDF資料下載
參數(shù)資料
| 型號(hào)： | AD9852ASTZ |
| 廠商： | Analog Devices Inc |
| 文件頁數(shù)： | 30/52頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC DDS SYNTHESIZER CMOS 80-LQFP |
| 產(chǎn)品培訓(xùn)模塊： | Direct Digital Synthesis Tutorial Series (1 of 7): Introduction Direct Digital Synthesizer Tutorial Series (7 of 7): DDS in Action Direct Digital Synthesis Tutorial Series (3 of 7): Angle to Amplitude Converter Direct Digital Synthesis Tutorial Series (6 of 7): SINC Envelope Correction Direct Digital Synthesis Tutorial Series (4 of 7): Digital-to-Analog Converter Direct Digital Synthesis Tutorial Series (2 of 7): The Accumulator |
| 標(biāo)準(zhǔn)包裝： | 1 |
| 分辨率（位）： | 12 b |
| 主 fclk： | 200MHz |
| 調(diào)節(jié)字寬（位）： | 48 b |
| 電源電壓： | 3.14 V ~ 3.47 V |
| 工作溫度： | -40°C ~ 85°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 80-LQFP |
| 供應(yīng)商設(shè)備封裝： | 80-LQFP（14x14） |
| 包裝： | 托盤 |
| 產(chǎn)品目錄頁面： | 552 (CN2011-ZH PDF) |
| 配用： | AD9852/PCBZ-ND - BOARD EVAL FOR AD9852 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁當(dāng)前第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁
AD9852
Rev. E | Page 36 of 52
CONTROL REGISTER DESCRIPTIONS
The control register is located at Address 1D hex to Address 20 hex (shown in the shaded portion of Table 9). It is composed of 32 bits.
Bit 31 is located at the top left position, and Bit 0 is located in the lower right position of the shaded area of Table 9. The register has been
subdivided into bits to make it easier to locate the information associated with specific control categories.
Table 13. Control Register Bit Descriptions
Bit
Description
CR [31:29]
Open.
CR [28]
The comparator power-down bit. When this bit is set to Logic 1, it indicates to the comparator that a power-down mode is
active. This bit is an output of the digital section and is an input to the analog section.
CR [27]
Must always be written to Logic 0. Writing this bit to Logic 1 causes the AD9852 to stop functioning until a master reset is applied.
CR [26]
The control DAC power-down bit. When this bit is set to Logic 1, it indicates to the control DAC that power-down mode is active.
CR [25]
The full DAC power-down bit. When this bit is set to Logic 1, it indicates to both the cosine and control DACs, as well as the
reference, that a power-down mode is active.
CR [24]
The digital power-down bit. When this bit is set to Logic 1, it indicates to the digital section that a power-down mode is
active. Within the digital section, the clocks are forced to dc, effectively powering down the digital section. The PLL still
accepts the REFCLK signal and continues to output the higher frequency.
CR [23]
Reserved. Write to 0.
CR [22]
The PLL range bit. The PLL range bit controls the VCO gain. The power-up state of the PLL range bit is Logic 1; a higher gain is
required for frequencies greater than 200 MHz.
CR [21]
The bypass PLL bit, active high. When this bit is active, the PLL is powered down and the REFCLK input is used to drive the
system clock signal. The power-up state of the bypass PLL bit is Logic 1 with PLL bypassed.
CR [20:16]
The PLL multiplier factor. These bits are the REFCLK multiplication factor unless the bypass PLL bit is set. The PLL multiplier
valid range is from 4 to 20, inclusive.
CR [15]
The Clear Accumulator 1 bit. This bit has a one-shot type of function. When this bit is written active (Logic 1), a Clear
Accumulator 1 signal is sent to the DDS logic, resetting the accumulator value to 0. The bit is then automatically reset, but
the buffer memory is not reset. This bit allows the user to easily create a sawtooth frequency sweep pattern with minimal
user intervention. This bit is intended for chirp mode only, but its function is still retained in other modes.
CR [14]
The clear accumulator bit. When this bit is active high, it holds both the Accumulator 1 and Accumulator 2 values at 0 for as
long as the bit is active. This allows the DDS phase to be initialized via the I/O port.
CR [13]
The triangle bit. When this bit is set, the AD9852 automatically performs a continuous frequency sweep from F1 to F2
frequencies and back. The effect is a triangular frequency sweep. When this bit is set, the operating mode must be set to
ramped FSK.
CR [12]
Don’t care.
CR [11:9]
The three bits that describe the five operating modes of the AD9852:
0x0 = single-tone mode
0x1 = FSK mode
0x2 = ramped FSK mode
0x3 = chirp mode
0x4 = BPSK mode
CR [8]
The internal update active bit. When this bit is set to Logic 1, the I/O UD CLK pin is an output and the AD9852 generates the
I/O UD CLK signal. When this bit is set to Logic 0, external I/O update function is performed, and the I/O UD CLK pin is
configured as an input.
CR [7]
Reserved. Write to 0.
CR [6]
This is the inverse sinc filter bypass bit. When this bit is set, the data from the DDS block goes directly to the output shaped
keying logic, and the clock for the inverse sinc filter is stopped. Default is clear with the filter enabled.
CR [5]
The output shaped keying enable bit. When this bit is set, the output ramping function is enabled and is performed in
accordance with the CR [4] bit requirements.
CR [4]
The internal/external output shaped keying control bit. When this bit is set to Logic 1, the output shaped keying factor is
internally generated and applied to the cosine DAC path. When this bit is cleared (default), the output shaped keying function is
externally controlled by the user, and the output shaped keying factor is the value of the output shaped keying multiplier
register. The two output shaped keying multiplier registers also default low so that the output is off at power-up until the device
is programmed by the user.
CR [3:2]
Reserved. Write to 0.
CR [1]
The serial port MSB-/LSB-first bit. Defaults low, MSB first.
CR [0]
The serial port SDO active bit. Defaults low, inactive.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| VE-2WY-IY-F4 | CONVERTER MOD DC/DC 3.3V 33W |
| VE-2WY-IX-F3 | CONVERTER MOD DC/DC 3.3V 49.5W |
| AD9953YSVZ | IC DDS DAC 14BIT 400MSPS 48-TQFP |
| VE-2WX-IY-F4 | CONVERTER MOD DC/DC 5.2V 50W |
| DS3174+ | IC TXRX DS3/E3 QUAD 400-BGA |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AD9852ASTZ | 制造商:Analog Devices 功能描述:IC DDS 100MHZ LQFP-80 |
| AD9852ASTZ1 | 制造商:AD 制造商全稱:Analog Devices 功能描述:CMOS 300 MSPS Complete DDS |
| AD9852ASVZ | 功能描述:IC DDS SYNTHESIZER CMOS 80-TQFP RoHS:是 類別:集成電路 (IC) >> 接口 - 直接數(shù)字合成 (DDS) 系列:- 產(chǎn)品變化通告:Product Discontinuance 27/Oct/2011 標(biāo)準(zhǔn)包裝:2,500 系列:- 分辨率（位）:10 b 主 fclk:25MHz 調(diào)節(jié)字寬（位）:32 b 電源電壓:2.97 V ~ 5.5 V 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:16-TSSOP（0.173"，4.40mm 寬） 供應(yīng)商設(shè)備封裝:16-TSSOP 包裝:帶卷 (TR) |
| AD9852ASVZ | 制造商:Analog Devices 功能描述:IC DDS 300MHz TQFP-80 制造商:Analog Devices 功能描述:IC, DDS, 300MHz, TQFP-80 |
| AD9852ASVZ1 | 制造商:AD 制造商全稱:Analog Devices 功能描述:CMOS 300 MSPS Complete DDS |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。