參數(shù)資料
型號(hào)： AD9852ASTZ
廠商： Analog Devices Inc
文件頁(yè)數(shù)： 28/52頁(yè)
文件大?。?/td> 0K
描述： IC DDS SYNTHESIZER CMOS 80-LQFP
產(chǎn)品培訓(xùn)模塊： Direct Digital Synthesis Tutorial Series (1 of 7): Introduction
Direct Digital Synthesizer Tutorial Series (7 of 7): DDS in Action
Direct Digital Synthesis Tutorial Series (3 of 7): Angle to Amplitude Converter
Direct Digital Synthesis Tutorial Series (6 of 7): SINC Envelope Correction
Direct Digital Synthesis Tutorial Series (4 of 7): Digital-to-Analog Converter
Direct Digital Synthesis Tutorial Series (2 of 7): The Accumulator
標(biāo)準(zhǔn)包裝： 1
分辨率（位）： 12 b
主 fclk： 200MHz
調(diào)節(jié)字寬（位）： 48 b
電源電壓： 3.14 V ~ 3.47 V
工作溫度： -40°C ~ 85°C
安裝類型： 表面貼裝
封裝/外殼： 80-LQFP
供應(yīng)商設(shè)備封裝： 80-LQFP（14x14）
包裝： 托盤
產(chǎn)品目錄頁(yè)面： 552 (CN2011-ZH PDF)
配用： AD9852/PCBZ-ND - BOARD EVAL FOR AD9852
AD9852
Rev. E | Page 34 of 52
GENERAL OPERATION OF THE SERIAL INTERFACE
There are two phases of a serial communication cycle with the
AD9852. Phase 1 is the instruction cycle, which is the writing of
an instruction byte into the AD9852 coincident with the first
eight SCLK rising edges. The instruction byte provides the
AD9852 serial port controller with information regarding the
data transfer cycle, which is Phase 2 of the communication
cycle. The Phase 1 instruction byte defines whether the next
data transfer is a read or write and the register address to be
acted upon.
The first eight SCLK rising edges of each communication cycle
are used to write the instruction byte into the AD9852. The
remaining SCLK edges are for Phase 2 of the communication
cycle. Phase 2 is the actual data transfer between the AD9852
and the system controller. The number of data bytes transferred
during Phase 2 of the communication cycle is a function of the
register address. The AD9852 internal serial I/O controller
expects every byte of the register being accessed to be
transferred. Table 11 describes how many bytes must be
transferred.
Table 11. Register Address vs. Data Bytes Transferred
Serial
Register
Address
Register Name
Number
of Bytes
Transferred
0
Phase Offset Tuning Word Register 1
2
1
Phase Offset Tuning Word Register 2
2
Frequency Tuning Word 1
6
3
Frequency Tuning Word 2
6
4
Delta frequency register
6
5
Update clock rate register
4
6
Ramp rate clock register
3
7
Control register
4
8
Digital multiplier register
2
A
On/off output shaped keying ramp
rate register
1
B
Control DAC register
2
At the completion of a communication cycle, the AD9852 serial
port controller expects the subsequent eight rising SCLK edges
to be the instruction byte of the next communication cycle. In
addition, an active high input on the IO RESET pin immediately
terminates the current communication cycle. After IO RESET
returns low, the AD9852 serial port controller requires the sub-
sequent eight rising SCLK edges to be the instruction byte of
the next communication cycle.
All data input to the AD9852 is registered on the rising edge of
SCLK, and all data is driven out of the AD9852 on the falling
edge of SCLK.
Figure 51 and Figure 52 are useful in understanding the general
operation of the AD9852 serial port.
INSTRUCTION
CYCLE
DATA TRANSFER
INSTRUCTION
BYTE
DATA BYTE 1
DATA BYTE 2
DATA BYTE 3
SDIO
CS
00634-051
Figure 51. Using SDIO as a Read/Write Transfer
INSTRUCTION
CYCLE
DATA TRANSFER
INSTRUCTION
BYTE
SDIO
CS
DATA TRANSFER
DATA BYTE 1
DATA BYTE 2
DATA BYTE 3
SDO
00634-052
Figure 52. Using SDIO as an Input and SDO as an Output
INSTRUCTION BYTE
The instruction byte contains the following information:
MSB
LSB
D7
D6
D5
D4
D3
D2
D1
D0
R/W
X
A3
A2
A1
A0
R/W—Bit 7 of the instruction byte determines whether a read
or write data transfer occurs following the instruction byte.
Logic high indicates that a read operation will occur. Logic 0
indicates that a write operation will occur.
Bit 6, Bit 5, and Bit 4 of the instruction byte are dummy bits
(don’t care).
A3, A2, A1, A0—Bit 3, Bit 2, Bit 1, and Bit 0 of the instruction
byte determine which register is accessed during the data transfer
portion of the communication cycle (see Table 9 for register
address details).
相關(guān)PDF資料
PDF描述
VE-2WY-IY-F4 CONVERTER MOD DC/DC 3.3V 33W
VE-2WY-IX-F3 CONVERTER MOD DC/DC 3.3V 49.5W
AD9953YSVZ IC DDS DAC 14BIT 400MSPS 48-TQFP
VE-2WX-IY-F4 CONVERTER MOD DC/DC 5.2V 50W
DS3174+ IC TXRX DS3/E3 QUAD 400-BGA
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
AD9852ASTZ 制造商:Analog Devices 功能描述:IC DDS 100MHZ LQFP-80
AD9852ASTZ1 制造商:AD 制造商全稱:Analog Devices 功能描述:CMOS 300 MSPS Complete DDS
AD9852ASVZ 功能描述:IC DDS SYNTHESIZER CMOS 80-TQFP RoHS:是 類別:集成電路 (IC) >> 接口 - 直接數(shù)字合成 (DDS) 系列:- 產(chǎn)品變化通告:Product Discontinuance 27/Oct/2011 標(biāo)準(zhǔn)包裝:2,500 系列:- 分辨率（位）:10 b 主 fclk:25MHz 調(diào)節(jié)字寬（位）:32 b 電源電壓:2.97 V ~ 5.5 V 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:16-TSSOP（0.173"，4.40mm 寬） 供應(yīng)商設(shè)備封裝:16-TSSOP 包裝:帶卷 (TR)
AD9852ASVZ 制造商:Analog Devices 功能描述:IC DDS 300MHz TQFP-80 制造商:Analog Devices 功能描述:IC, DDS, 300MHz, TQFP-80
AD9852ASVZ1 制造商:AD 制造商全稱:Analog Devices 功能描述:CMOS 300 MSPS Complete DDS
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫(xiě)一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*