- 您現(xiàn)在的位置：買賣IC網 > PDF目錄10979 > AD9852ASTZ (Analog Devices Inc)IC DDS SYNTHESIZER CMOS 80-LQFP PDF資料下載
參數(shù)資料
| 型號： | AD9852ASTZ |
| 廠商： | Analog Devices Inc |
| 文件頁數(shù)： | 10/52頁 |
| 文件大小： | 0K |
| 描述： | IC DDS SYNTHESIZER CMOS 80-LQFP |
| 產品培訓模塊： | Direct Digital Synthesis Tutorial Series (1 of 7): Introduction Direct Digital Synthesizer Tutorial Series (7 of 7): DDS in Action Direct Digital Synthesis Tutorial Series (3 of 7): Angle to Amplitude Converter Direct Digital Synthesis Tutorial Series (6 of 7): SINC Envelope Correction Direct Digital Synthesis Tutorial Series (4 of 7): Digital-to-Analog Converter Direct Digital Synthesis Tutorial Series (2 of 7): The Accumulator |
| 標準包裝： | 1 |
| 分辨率（位）： | 12 b |
| 主 fclk： | 200MHz |
| 調節(jié)字寬（位）： | 48 b |
| 電源電壓： | 3.14 V ~ 3.47 V |
| 工作溫度： | -40°C ~ 85°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 80-LQFP |
| 供應商設備封裝： | 80-LQFP（14x14） |
| 包裝： | 托盤 |
| 產品目錄頁面： | 552 (CN2011-ZH PDF) |
| 配用： | AD9852/PCBZ-ND - BOARD EVAL FOR AD9852 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁當前第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁
AD9852
Rev. E | Page 18 of 52
MODES OF OPERATION
There are five programmable modes of operation of the AD9852.
Selecting a mode requires that three bits in the control register
(Parallel Address 1F hex) be programmed as shown in Table 6.
Table 6. Mode Selection Table
Mode 2
Mode 1
Mode 0
Result
0
Single tone
0
1
FSK
0
1
0
Ramped FSK
0
1
Chirp
1
0
BPSK
In each mode, engaging certain functions may be prohibited.
Table 7 lists some important functions and their availability for
each mode.
SINGLE TONE (MODE 000)
When the MASTER RESET pin is asserted, single-tone mode
becomes the default. The user can also access this mode by
programming it into the control register. The phase accumulator,
responsible for generating an output frequency, is presented with
a 48-bit value from the Frequency Tuning Word 1 registers with
default values of 0. Default values from the remaining applicable
registers further define the single-tone output signal qualities.
The default values after a master reset configures the device
with an output signal of 0 Hz and zero phase. Upon power-up
and reset, the output from both DACs is a dc value equal to the
midscale output current. This is the default mode amplitude setting
of 0. Refer to the On/Off Output Shaped Keying (OSK) section
for further explanation of the output amplitude control. It is
necessary to program all or some of the 28 program registers to
produce a user-defined output signal. Figure 32 shows the
transition from the default condition (0 Hz) to a user-defined
output frequency (F1).
As with all Analog Devices DDS devices, the value of the frequency
tuning word is determined using the following equation:
FTW = (Desired Output Frequency × 2N)/SYSCLK
where:
N is the phase accumulator resolution (48 bits in this instance).
Desired Output Frequency is expressed in hertz.
FTW (frequency tuning word) is a decimal number.
After a decimal number has been calculated, it must be rounded
to an integer and then converted to binary format—a series of
48 binary-weighted 1s and 0s. The fundamental sine wave DAC
output frequency range is from dc to one-half SYSCLK.
Changes in frequency are phase continuous; therefore, the first
sampled phase value of the new frequency is referenced from the
time of the last sampled phase value of the previous frequency.
The 14-bit phase register adjusts the cosine DAC’s output phase.
The single-tone mode allows the user to control the following
signal qualities:
Output frequency to 48-bit accuracy
Output amplitude to 12-bit accuracy
Fixed, user-defined amplitude control
Variable, programmable amplitude control
Automatic, programmable, single-pin-controlled
on/off output shaped keying
Output phase to 14-bit accuracy
Furthermore, all of these qualities can be changed or modulated
via the 8-bit parallel programming port at a 100 MHz parallel
byte rate or at a 10 MHz serial rate. Incorporating this attribute
permits FM, AM, PM, FSK, PSK, and ASK operation in the
single-tone mode.
000 (SINGLE TONE)
MODE
F1
TW1
000 (DEFAULT)
0
F1
0
FREQUENCY
MASTER RESET
I/O UD CLK
00634-032
Figure 32. Default State to User-Defined Output Transition
相關PDF資料 |
PDF描述 |
|---|---|
| VE-2WY-IY-F4 | CONVERTER MOD DC/DC 3.3V 33W |
| VE-2WY-IX-F3 | CONVERTER MOD DC/DC 3.3V 49.5W |
| AD9953YSVZ | IC DDS DAC 14BIT 400MSPS 48-TQFP |
| VE-2WX-IY-F4 | CONVERTER MOD DC/DC 5.2V 50W |
| DS3174+ | IC TXRX DS3/E3 QUAD 400-BGA |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| AD9852ASTZ | 制造商:Analog Devices 功能描述:IC DDS 100MHZ LQFP-80 |
| AD9852ASTZ1 | 制造商:AD 制造商全稱:Analog Devices 功能描述:CMOS 300 MSPS Complete DDS |
| AD9852ASVZ | 功能描述:IC DDS SYNTHESIZER CMOS 80-TQFP RoHS:是 類別:集成電路 (IC) >> 接口 - 直接數(shù)字合成 (DDS) 系列:- 產品變化通告:Product Discontinuance 27/Oct/2011 標準包裝:2,500 系列:- 分辨率（位）:10 b 主 fclk:25MHz 調節(jié)字寬（位）:32 b 電源電壓:2.97 V ~ 5.5 V 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:16-TSSOP（0.173"，4.40mm 寬） 供應商設備封裝:16-TSSOP 包裝:帶卷 (TR) |
| AD9852ASVZ | 制造商:Analog Devices 功能描述:IC DDS 300MHz TQFP-80 制造商:Analog Devices 功能描述:IC, DDS, 300MHz, TQFP-80 |
| AD9852ASVZ1 | 制造商:AD 制造商全稱:Analog Devices 功能描述:CMOS 300 MSPS Complete DDS |
發(fā)布緊急采購，3分鐘左右您將得到回復。