參數(shù)資料
型號(hào)： AD9547BCPZ-REEL7
廠商： Analog Devices Inc
文件頁(yè)數(shù)： 44/104頁(yè)
文件大?。?/td> 0K
描述： IC CLOCK GEN/SYNCHRONIZR 64LFCSP
產(chǎn)品變化通告： AD9547 Mask Change 20/Oct/2010
標(biāo)準(zhǔn)包裝： 750
類型： 時(shí)鐘/頻率發(fā)生器，同步器
PLL： 是
主要目的： 以太網(wǎng)，SONET/SDH，Stratum
輸入： CMOS，LVDS，LVPECL
輸出： CMOS，LVDS，LVPECL
電路數(shù)： 1
比率 - 輸入:輸出： 2:2
差分 - 輸入:輸出： 是/是
頻率 - 最大： 750kHz
電源電壓： 1.71 V ~ 3.465 V
工作溫度： -40°C ~ 85°C
安裝類型： 表面貼裝
封裝/外殼： 64-VFQFN 裸露焊盤，CSP
供應(yīng)商設(shè)備封裝： 64-LFCSP-VQ（9x9）
包裝： 帶卷 (TR)
AD9547
Data Sheet
Rev. E | Page 44 of 104
STATUS AND CONTROL
MULTIFUNCTION PINS (M0 TO M7)
The AD9547 has eight digital CMOS I/O pins (M0 toM7) that are
configurable for a variety of uses. The function of these pins is
programmable via the register map. Each pin can controlor moni-
tor an assortment of internal functions, based on the contents of
Register 0x0200 to Register 0x0207. To monitor an internal
function with a multifunction pin, write a Logic 1 to the MSB
of the register associated with the desired multifunction pin. The
value of the seven LSBs of the register defines the control function,
as shown in Table 25.
Table 25. Multifunction PinOutput Functions (D7 = 1)
D[6:0]
Value
Output Function
Source Proxy
0
Static Logic 0
1
Static Logic 1
2
System clock divided by 32
3
Watchdog timer output
4
EEPROM upload in progress
Register 0x0D00, Bit 0
5
EEPROM download in progress
Register 0x0D00, Bit 1
6
EEPROM fault detected
Register 0x0D00, Bit 2
7
SYSCLK PLL lock detected
Register 0x0D01, Bit 0
8
SYSCLK PLL calibration in progress
Register 0x0D01, Bit 1
9
Unused
10
Unused
11
SYSCLK PLL stable
Register 0x0D01, Bit 4
12 to 15
Unused
16
DPLL free running
Register 0x0D0A,Bit 0
17
DPLL active
Register 0x0D0A,Bit 1
18
DPLL in holdover
Register 0x0D0A,Bit 2
19
DPLL in reference switchover
Register 0x0D0A,Bit 3
20
Active reference:phase master
Register 0x0D0A,Bit 6
21
DPLL phase locked
Register 0x0D0A,Bit 4
22
DPLL frequency locked
Register 0x0D0A,Bit 5
23
DPLL phase slew limited
Register 0x0D0A,Bit 7
24
DPLL frequency clamped
Register 0x0D0B,Bit 7
25
Tuning word history available
Register 0x0D0B,Bit 6
26
Tuning word history updated
Register 0x0D05, Bit 4
27 to 31
Unused
32
Reference A fault
Register 0x0D0C, Bit 2
33
Reference AA fault
Register 0x0D0D, Bit 2
34
Reference B fault
Register 0x0D0E, Bit 2
35
Reference BB fault
Register 0x0D0F, Bit 2
36 to 47
Unused
48
Reference A valid
Register 0x0D0C, Bit 3
49
Reference AA valid
Register 0x0D0D, Bit 3
50
Reference B valid
Register 0x0D0E, Bit 3
51
Reference BB valid
Register 0x0D0F, Bit 3
52 to 63
Unused
64
Reference A active reference
Register 0x0D0B,Bits[1:0]
65
Reference AA active reference
Register 0x0D0B,Bits[1:0}
66
Reference B active reference
Register 0x0D0B,Bits[1:0]
67
Reference BB active reference
Register 0x0D0B,Bits[1:0]
68 to 79
Unused
80
Clock distribution sync pulse
Register 0x0D03, Bit 3
81 to
127
Unused
To control an internal function with a multifunction pin, write a
Logic 0 to the most significant bit of the register associated with
the desired multifunction pin. The monitored function depends
on the value of the seven least significant bits of the register, as
shown in Table 26. Note that the default setting is M0 through
M7 configured as inputs and the input function set to unused
(the first entry in Table 26).
Table 26. Multifunction PinInput Functions (D7 = 0)
D[6:0]
Value
Input Function
Destination Proxy
0
Unused (default)
Unused
1
I/O update
Register 0x0005, Bit 0
2
Full power-down
Register 0x0A00, Bit 0
3
Watchdog reset
Register 0x0A03, Bit 0
4
IRQ reset
Register 0x0A03, Bit 1
5
Tuning word history reset
Register 0x0A03, Bit 2
6 to 15
Unused
16
Holdover
Register 0x0A01, Bit 6
17
Free run
Register 0x0A01, Bit 5
18
Reset incremental phase offset
Register 0x0A0C, Bit 2
19
Increment incremental phase
offset
Register 0x0A0C, Bit 0
20
Decrement incremental phase
offset
Register 0x0A0C, Bit 1
21 to 31
Unused
32
Override ReferenceMonitorA
Register 0x0A0F, Bit 0
33
Override ReferenceMonitorAA
Register 0x0A0F, Bit 1
34
Override ReferenceMonitorB
Register 0x0A0F, Bit 2
35
Override ReferenceMonitorBB
Register 0x0A0F, Bit 3
36 to 47
Unused
48
Force Validation Timeout A
Register 0x0A0E, Bit 0
49
Force Validation Timeout AA
Register 0x0A0E, Bit 1
50
Force Validation Timeout B
Register 0x0A0E, Bit 2
51
Force Validation Timeout BB
Register 0x0A0E, Bit 3
52 to 63
Unused
64
Enable OUT0
Register 0x0401, Bit 0
65
Enable OUT1
Register 0x0401, Bit 1
66, 67
Unused
68
Enable OUT0, OUT1
Register0x0401, Bits[1:0]
69
Sync clock distribution outputs
Register 0x0A02, Bit 1
70 to
127
Unused
If more than one multifunction pin operates on the same control
signal, then internal priority logic ensures that only one multi-
function pin serves as the signal source. The selected pin is the
one with the lowest numeric suffix. For example, if both M3
and M7 operate on the same control signal, M3 is used as the
signal source and the redundant pin is ignored.
相關(guān)PDF資料
PDF描述
AD9548BCPZ-REEL7 IC CLOCK GEN/SYNCHRONIZR 88LFCSP
AD9549ABCPZ-REEL7 IC CLOCK GEN/SYNCHRONIZR 64LFCSP
AD9550BCPZ-REEL7 IC INTEGER-N TRANSLATOR 32-LFCSP
AD9551BCPZ IC CLOCK GEN MULTISERV 40-LFCSP
AD9552BCPZ-REEL7 IC PLL CLOCK GEN LP 32LFCSP
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
AD9548 制造商:AD 制造商全稱:Analog Devices 功能描述:Quad/Octal Input Network Clock Generator/Synchronizer
AD9548/PCBZ 功能描述:BOARD EVAL FOR AD9548 RoHS:是 類別:編程器，開發(fā)系統(tǒng) >> 評(píng)估演示板和套件 系列:- 標(biāo)準(zhǔn)包裝:1 系列:PSoC® 主要目的:電源管理，熱管理 嵌入式:- 已用 IC / 零件:- 主要屬性:- 次要屬性:- 已供物品:板，CD，電源
AD9548/PCBZ 制造商:Analog Devices 功能描述:Clock Generator Evaluation Board
AD9548BCPZ 功能描述:IC CLOCK GEN/SYNCHRONIZR 88LFCSP RoHS:是 類別:集成電路 (IC) >> 時(shí)鐘/計(jì)時(shí) - 專用 系列:- 標(biāo)準(zhǔn)包裝:1 系列:- 類型:時(shí)鐘/頻率發(fā)生器，多路復(fù)用器 PLL:是 主要目的:存儲(chǔ)器，RDRAM 輸入:晶體 輸出:LVCMOS 電路數(shù):1 比率 - 輸入:輸出:1:2 差分 - 輸入:輸出:無(wú)/是 頻率 - 最大:400MHz 電源電壓:3 V ~ 3.6 V 工作溫度:0°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:16-TSSOP（0.173"，4.40mm 寬） 供應(yīng)商設(shè)備封裝:16-TSSOP 包裝:Digi-Reel® 其它名稱:296-6719-6
AD9548BCPZ-REEL7 功能描述:IC CLOCK GEN/SYNCHRONIZR 88LFCSP RoHS:是 類別:集成電路 (IC) >> 時(shí)鐘/計(jì)時(shí) - 專用 系列:- 標(biāo)準(zhǔn)包裝:28 系列:- 類型:時(shí)鐘/頻率發(fā)生器 PLL:是 主要目的:Intel CPU 服務(wù)器 輸入:時(shí)鐘 輸出:LVCMOS 電路數(shù):1 比率 - 輸入:輸出:3:22 差分 - 輸入:輸出:無(wú)/是 頻率 - 最大:400MHz 電源電壓:3.135 V ~ 3.465 V 工作溫度:0°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:64-TFSOP （0.240"，6.10mm 寬） 供應(yīng)商設(shè)備封裝:64-TSSOP 包裝:管件
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*