- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄1987 > AD9547BCPZ-REEL7 (Analog Devices Inc)IC CLOCK GEN/SYNCHRONIZR 64LFCSP PDF資料下載
參數(shù)資料
| 型號： | AD9547BCPZ-REEL7 |
| 廠商： | Analog Devices Inc |
| 文件頁數(shù)： | 26/104頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC CLOCK GEN/SYNCHRONIZR 64LFCSP |
| 產(chǎn)品變化通告： | AD9547 Mask Change 20/Oct/2010 |
| 標(biāo)準(zhǔn)包裝： | 750 |
| 類型： | 時鐘/頻率發(fā)生器，同步器 |
| PLL： | 是 |
| 主要目的： | 以太網(wǎng)，SONET/SDH，Stratum |
| 輸入： | CMOS，LVDS，LVPECL |
| 輸出： | CMOS，LVDS，LVPECL |
| 電路數(shù)： | 1 |
| 比率 - 輸入:輸出： | 2:2 |
| 差分 - 輸入:輸出： | 是/是 |
| 頻率 - 最大： | 750kHz |
| 電源電壓： | 1.71 V ~ 3.465 V |
| 工作溫度： | -40°C ~ 85°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 64-VFQFN 裸露焊盤，CSP |
| 供應(yīng)商設(shè)備封裝： | 64-LFCSP-VQ（9x9） |
| 包裝： | 帶卷 (TR) |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁當(dāng)前第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁
AD9547
Data Sheet
Rev. E | Page 28 of 104
DQ
R
0
1
EN
FAULTED
VALID
FORCE VALIDATION
TIMEOUT
REF FAULT
REF MONITOR
BYPASS
REF MONITOR
OVERRIDE
REGISTER CONTROL BITS
REFERENCE VALIDATION LOGIC
(4 COPIES, 1 PER REFERENCE INPUT)
REFERENCE
MONITOR
R
VALIDATION TIMER
TIMEOUT
083
00-
01
0
Figure 33. Reference Validation Override
Reference Validation Override Control
Register 0x0A0E to Register 0x0A10 provide the user with the
ability to override the reference validation logic, enabling a
certain level of troubleshooting capability. Each of the four
input references has a dedicated block of validation logic, as
shown in Figure 33. The state of the valid signal at the output
defines a particular reference as valid (1) or not valid (0), which
includes the validation period (if activated) as prescribed by the
validation timer. The override controls are the three control bits
on the left side of the diagram.
The main feature to note is that when faulted = 1, the output latch
is reset, which forces valid = 0 (indicating an invalid reference),
regardless of the state of any other signal. Under the default con-
dition (that is, all three control bits are set to 0), the reference
monitor is the primary source of the validation process. This is
because, under the default condition, the ref fault signal from the
reference monitor is identical to the faulted signal.
The function of the faulted signal is fourfold.
When faulted = 1, valid = 0, regardless of the state of any
other control signal. Therefore, faulted = 1 indicates an
invalid reference.
When the faulted signal transitions from 0 to 1 (that is, from
not faulted to faulted), the validation timer is momentarily
reset, which means that, when it is enabled, it must exhaust its
full counting sequence before it expires.
When faulted = 0 (that is, the reference is not faulted), the
validation timer is allowed to perform its timing sequence.
When faulted = 1 (that is, the reference is faulted), the
validation timer is reset and halted.
The faulted signal passes through an inverter, which converts
it to a not faulted signal that appears at the input of the valid
latch. This allows the valid latch to capture the state of the
not faulted signal when the validation timer expires.
The reference monitor bypass control bit (Address 0x0A10) enables
bypassing of the reference fault signal generated by the reference
monitor. When the reference monitor bypass bit = 1, the state of the
faulted signal is dictated by the reference monitor override control
bit. This is useful when the user relies on an external reference
monitor rather than the internal monitor resident in the device.
The user programs the reference monitor override bit based on
the status of the external monitor. On the other hand, when the
reference monitor bypass bit = 0, the reference monitor override
control bit (Address 0x0A0F) allows the user to manually test
the operation of both the valid latch and the validation timer.
In this case, the user relies on the signal generated by the internal
reference monitor (reference fault) but uses the reference monitor
override bit to emulate a faulted reference. That is, when the
reference monitor override bit = 1, faulted = 1, but when the
reference monitor override bit = 0, faulted = reference fault.
In addition, the user can emulate a timeout of the validation timer
via the force validation timeout control register at Address 0x0A0E.
Writing a Logic 1 to this autoclearing bit triggers the valid latch,
which is identically equivalent to a timeout of the validation timer.
REFERENCE PROFILES
The AD9547 has eight independent profile registers. A profile
register contains 50 bytes that establish a particular set of device
parameters. Each of the four input references can be assigned to
any one of the eight profiles (that is, more than one reference can
be assigned to the same profile). The profiles allow the user to
prescribe the specific device functionality that should take effect
when one of the input references assigned to a profile becomes the
active reference. Each profile register has the same format and
stores the following device parameters:
Reference priority
Reference period value (in femtoseconds (fs))
Inner tolerance value (1/tolerance)
Outer tolerance value (1/tolerance)
Validation timer value (milliseconds (ms))
Redetect timer value (milliseconds (ms))
Digital loop filter coefficients
Reference prescaler setting (R divider)
Feedback divider settings (S, U, and V)
DPLL phase lock detector threshold level
DPLL phase lock detector fill rate
DPLL phase lock detector drain rate
DPLL frequency lock detector threshold level
DPLL frequency lock detector fill rate
DPLL frequency lock detector drain rate
Reference-to-Profile Assignment Control
The user can manually assign a reference to a profile or let the
device make the assignment automatically. The manual reference
profile selection register (Address 0x0503 and Address 0x0504)
is used to program whether a reference-to-profile assignment is
manual or automatic. The manual reference profile selection regi-
ster is a 2-byte register partitioned into four half bytes (or nibbles).
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| AD9548BCPZ-REEL7 | IC CLOCK GEN/SYNCHRONIZR 88LFCSP |
| AD9549ABCPZ-REEL7 | IC CLOCK GEN/SYNCHRONIZR 64LFCSP |
| AD9550BCPZ-REEL7 | IC INTEGER-N TRANSLATOR 32-LFCSP |
| AD9551BCPZ | IC CLOCK GEN MULTISERV 40-LFCSP |
| AD9552BCPZ-REEL7 | IC PLL CLOCK GEN LP 32LFCSP |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AD9548 | 制造商:AD 制造商全稱:Analog Devices 功能描述:Quad/Octal Input Network Clock Generator/Synchronizer |
| AD9548/PCBZ | 功能描述:BOARD EVAL FOR AD9548 RoHS:是 類別:編程器，開發(fā)系統(tǒng) >> 評估演示板和套件 系列:- 標(biāo)準(zhǔn)包裝:1 系列:PSoC® 主要目的:電源管理，熱管理 嵌入式:- 已用 IC / 零件:- 主要屬性:- 次要屬性:- 已供物品:板，CD，電源 |
| AD9548/PCBZ | 制造商:Analog Devices 功能描述:Clock Generator Evaluation Board |
| AD9548BCPZ | 功能描述:IC CLOCK GEN/SYNCHRONIZR 88LFCSP RoHS:是 類別:集成電路 (IC) >> 時鐘/計時 - 專用 系列:- 標(biāo)準(zhǔn)包裝:1 系列:- 類型:時鐘/頻率發(fā)生器，多路復(fù)用器 PLL:是 主要目的:存儲器，RDRAM 輸入:晶體 輸出:LVCMOS 電路數(shù):1 比率 - 輸入:輸出:1:2 差分 - 輸入:輸出:無/是 頻率 - 最大:400MHz 電源電壓:3 V ~ 3.6 V 工作溫度:0°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:16-TSSOP（0.173"，4.40mm 寬） 供應(yīng)商設(shè)備封裝:16-TSSOP 包裝:Digi-Reel® 其它名稱:296-6719-6 |
| AD9548BCPZ-REEL7 | 功能描述:IC CLOCK GEN/SYNCHRONIZR 88LFCSP RoHS:是 類別:集成電路 (IC) >> 時鐘/計時 - 專用 系列:- 標(biāo)準(zhǔn)包裝:28 系列:- 類型:時鐘/頻率發(fā)生器 PLL:是 主要目的:Intel CPU 服務(wù)器 輸入:時鐘 輸出:LVCMOS 電路數(shù):1 比率 - 輸入:輸出:3:22 差分 - 輸入:輸出:無/是 頻率 - 最大:400MHz 電源電壓:3.135 V ~ 3.465 V 工作溫度:0°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:64-TFSOP （0.240"，6.10mm 寬） 供應(yīng)商設(shè)備封裝:64-TSSOP 包裝:管件 |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。