參數(shù)資料
型號(hào): AD9547BCPZ-REEL7
廠商: Analog Devices Inc
文件頁(yè)數(shù): 102/104頁(yè)
文件大小: 0K
描述: IC CLOCK GEN/SYNCHRONIZR 64LFCSP
產(chǎn)品變化通告: AD9547 Mask Change 20/Oct/2010
標(biāo)準(zhǔn)包裝: 750
類(lèi)型: 時(shí)鐘/頻率發(fā)生器,同步器
PLL:
主要目的: 以太網(wǎng),SONET/SDH,Stratum
輸入: CMOS,LVDS,LVPECL
輸出: CMOS,LVDS,LVPECL
電路數(shù): 1
比率 - 輸入:輸出: 2:2
差分 - 輸入:輸出: 是/是
頻率 - 最大: 750kHz
電源電壓: 1.71 V ~ 3.465 V
工作溫度: -40°C ~ 85°C
安裝類(lèi)型: 表面貼裝
封裝/外殼: 64-VFQFN 裸露焊盤(pán),CSP
供應(yīng)商設(shè)備封裝: 64-LFCSP-VQ(9x9)
包裝: 帶卷 (TR)
Data Sheet
AD9547
Rev. E | Page 97 of 104
Table 151. EEPROM Storage Sequencefor DPLL Settings
Address
Bit
Bit Name
Description
0x0E18
[7:0]
DPLL
The default value of this register is 0x1B, which the controller interprets as a data instruction. Its
decimal value is 27, which tells the controller to transfer 28 bytes of data (27 + 1) beginning at the
address specifiedby the next two bytes. The controller stores 0x1B inthe EEPROM and increments the
EEPROM address pointer.
0x0E19
[7:0]
DPLL
The default value of these two registers is 0x0300. Note that Register 0x0E19 and Register 0x0E1A are
the most significant and least significant bytes of the target address, respectively. Because the
previous register contains a data instruction, these two registersdefine a startingaddress (inthis case,
0x0300). The controllerstores 0x0300inthe EEPROM and increments the EEPROM pointer by 2. It then
transfers 28bytesfrom theregister map(beginningat Address0x0300)to the EEPROM andincrements
the EEPROM address pointer by 29 (28 data bytes and one checksum byte). The 28 bytes transferred
correspond to the DPLL parameters in the register map.
0x0E1A
[7:0]
Table 152. EEPROM Storage Sequencefor Clock Distribution Settings
Address
Bit
Bit Name
Description
0x0E1B
[7:0]
Clock distribution
The default value of this register is 0x19, which the controller interprets as a data instruction. Its
decimal value is 25; this tells the controller to transfer 26 bytes of data (25 + 1) beginning at the
address specifiedby the next two bytes. The controller stores 0x19 in the EEPROM and
increments the EEPROM address pointer.
0x0E1C
[7:0]
Clock distribution
The default value of these two registers is 0x0400. Note that Register0x0E1CandRegister 0x0E1D
are the most significant and least significant bytes of the target address, respectively. Because
the previous register contains a data instruction, these two registers define a starting address
(in this case, 0x0400). The controller stores 0x0400 inthe EEPROM and increments the EEPROM
pointer by 2. It then transfers 26 bytes from the register map (beginning at Address 0x0400) to
the EEPROM and incrementsthe EEPROM address pointer by 27(26 data bytes andone checksum
byte). The 26bytestransferredcorrespondto the clockdistributionparameters inthe registermap.
0x0E1D
[7:0]
0x0E1E
[7:0]
I/O update
The default value of this register is 0x80, which the controller interprets as an I/O update
instruction. Thecontrollerstores 0x80inthe EEPROM andincrements the EEPROM address pointer.
Table 153. EEPROM Storage Sequencefor Reference Input Settings
Address
Bit
Bit Name
Description
0x0E1F
[7:0]
Reference inputs
The default value of this register is 0x07, which the controller interprets as a data instruction. Its
decimalvalueis 7, whichtellsthe controller to transfereight bytesofdata (7 + 1), beginningat the
address specifiedby the next two bytes. The controller stores 0x07 inthe EEPROM and increments
the EEPROM address pointer.
0x0E20
[7:0]
Reference inputs
The default value of these two registers is 0x0500. Note that Register0x0E20andRegister 0x0E21
are the most significant and least significant bytes of the target address, respectively. Because
the previous register contains a data instruction, these two registers define a starting address
(in this case, 0x0500). The controller stores 0x0500inthe EEPROM and increments the EEPROM
pointerby 2. It thentransferseightbytesfrom theregister map(beginningat Address0x0500) to the
EEPROM and increments the EEPROM address pointer by nine (eight data bytes andone checksum
byte). The eightbytestransferredcorrespondto the referenceinputsparameters intheregister map.
0x0E21
[7:0]
Table 154. EEPROM Storage Sequencefor Profile 0 and Profile 1 Settings
Address
Bit
Bit Name
Description
0x0E22
[7:0]
Profile0 andProfile 1
The default value of this register is 0x63, which the controller interprets as a data instruction. Its
decimalvalueis 99, whichtells thecontrollerto transfer 100 bytes ofdata (99 + 1), beginningat the
address specifiedby the next two bytes. The controller stores 0x63 in the EEPROM and
increments the EEPROM address pointer.
0x0E23
[7:0]
Profile0 andProfile 1
The default value of these two registers is 0x0600. Note that Register0x0E23andRegister 0x0E24
are the most significant and least significant bytes of the target address, respectively. Because
the previous register contains a data instruction, these two registers define a starting address
(in this case, 0x0600). The controller stores 0x0600inthe EEPROM and increments the EEPROM
pointer by 2. It then transfers 100 bytes from the register map (beginning at Address 0x0600) to
the EEPROM and incrementsthe EEPROM address pointer by 101 (100data bytes andone checksum
byte). The 99 bytes transferred correspondto the Profile 0 and Profile 1 parameters inthe
register map.
0x0E24
[7:0]
相關(guān)PDF資料
PDF描述
AD9548BCPZ-REEL7 IC CLOCK GEN/SYNCHRONIZR 88LFCSP
AD9549ABCPZ-REEL7 IC CLOCK GEN/SYNCHRONIZR 64LFCSP
AD9550BCPZ-REEL7 IC INTEGER-N TRANSLATOR 32-LFCSP
AD9551BCPZ IC CLOCK GEN MULTISERV 40-LFCSP
AD9552BCPZ-REEL7 IC PLL CLOCK GEN LP 32LFCSP
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
AD9548 制造商:AD 制造商全稱(chēng):Analog Devices 功能描述:Quad/Octal Input Network Clock Generator/Synchronizer
AD9548/PCBZ 功能描述:BOARD EVAL FOR AD9548 RoHS:是 類(lèi)別:編程器,開(kāi)發(fā)系統(tǒng) >> 評(píng)估演示板和套件 系列:- 標(biāo)準(zhǔn)包裝:1 系列:PSoC® 主要目的:電源管理,熱管理 嵌入式:- 已用 IC / 零件:- 主要屬性:- 次要屬性:- 已供物品:板,CD,電源
AD9548/PCBZ 制造商:Analog Devices 功能描述:Clock Generator Evaluation Board
AD9548BCPZ 功能描述:IC CLOCK GEN/SYNCHRONIZR 88LFCSP RoHS:是 類(lèi)別:集成電路 (IC) >> 時(shí)鐘/計(jì)時(shí) - 專(zhuān)用 系列:- 標(biāo)準(zhǔn)包裝:1 系列:- 類(lèi)型:時(shí)鐘/頻率發(fā)生器,多路復(fù)用器 PLL:是 主要目的:存儲(chǔ)器,RDRAM 輸入:晶體 輸出:LVCMOS 電路數(shù):1 比率 - 輸入:輸出:1:2 差分 - 輸入:輸出:無(wú)/是 頻率 - 最大:400MHz 電源電壓:3 V ~ 3.6 V 工作溫度:0°C ~ 85°C 安裝類(lèi)型:表面貼裝 封裝/外殼:16-TSSOP(0.173",4.40mm 寬) 供應(yīng)商設(shè)備封裝:16-TSSOP 包裝:Digi-Reel® 其它名稱(chēng):296-6719-6
AD9548BCPZ-REEL7 功能描述:IC CLOCK GEN/SYNCHRONIZR 88LFCSP RoHS:是 類(lèi)別:集成電路 (IC) >> 時(shí)鐘/計(jì)時(shí) - 專(zhuān)用 系列:- 標(biāo)準(zhǔn)包裝:28 系列:- 類(lèi)型:時(shí)鐘/頻率發(fā)生器 PLL:是 主要目的:Intel CPU 服務(wù)器 輸入:時(shí)鐘 輸出:LVCMOS 電路數(shù):1 比率 - 輸入:輸出:3:22 差分 - 輸入:輸出:無(wú)/是 頻率 - 最大:400MHz 電源電壓:3.135 V ~ 3.465 V 工作溫度:0°C ~ 85°C 安裝類(lèi)型:表面貼裝 封裝/外殼:64-TFSOP (0.240",6.10mm 寬) 供應(yīng)商設(shè)備封裝:64-TSSOP 包裝:管件