參數(shù)資料
型號: AD9547BCPZ-REEL7
廠商: Analog Devices Inc
文件頁數(shù): 28/104頁
文件大?。?/td> 0K
描述: IC CLOCK GEN/SYNCHRONIZR 64LFCSP
產(chǎn)品變化通告: AD9547 Mask Change 20/Oct/2010
標準包裝: 750
類型: 時鐘/頻率發(fā)生器,同步器
PLL:
主要目的: 以太網(wǎng),SONET/SDH,Stratum
輸入: CMOS,LVDS,LVPECL
輸出: CMOS,LVDS,LVPECL
電路數(shù): 1
比率 - 輸入:輸出: 2:2
差分 - 輸入:輸出: 是/是
頻率 - 最大: 750kHz
電源電壓: 1.71 V ~ 3.465 V
工作溫度: -40°C ~ 85°C
安裝類型: 表面貼裝
封裝/外殼: 64-VFQFN 裸露焊盤,CSP
供應(yīng)商設(shè)備封裝: 64-LFCSP-VQ(9x9)
包裝: 帶卷 (TR)
Data Sheet
AD9547
Rev. E | Page 3 of 104
REVISION HISTORY
12/13—Rev. D to Rev. E
Changes to Calculating Digital Filter Coefficients Section.... 101
Changes to Calculation of the α Register Values Section ...... 102
6/13—Rev. C to Rev. D
Change to Table 16.................................................................. 10
Changes to IRQ Pin Section.................................................... 45
Changes to Programming the EEPROM to Include a Clock
Part ID Section........................................................................ 49
Changes to Bit 0, Table 121 ..................................................... 89
Changes to Status Readback (Register 0x0D00 to
Register 0x0D19) Section........................................................ 93
2/13—Rev. B to Rev. C
Change to Pin 38, Description Column, Table 21 ................... 16
Added Figure 31, Renumbered Sequentially........................... 23
Changes to Automatic Priority-Based Reference Switchover
Section; AddedTable 23, Renumbered Sequentially................... 30
Changes to Low Loop Bandwidth Applications Using a
TCXO/OCXO Section............................................................. 37
Changes to EEPROM Upload Section and EEPROM
Download Section................................................................... 47
Added Programming the EEPROM to Include a Clock
Part ID Section........................................................................ 49
Changes to Read Section......................................................... 51
Added Figure 54...................................................................... 53
Changes to tC Parameter, Description Column, Table 34 ........ 54
Changes to Table 37 ................................................................ 59
Added User Scratch Pad (Eight Bytes), Address 0x0C00 to
Address 0x0C07, Table 37 ....................................................... 66
Changes to Table 40 ................................................................ 68
Added Clock Part Serial ID (Register 0x0C00 to
Register 0x0C07) Section and Table 133.................................. 92
Changes to Table 146, Description Column............................ 96
Changes to Table 147, Description Column............................ 97
Added Table 158 and Table 159............................................... 99
11/10—Rev. A to Rev. B
Changes to Pulse Width High, tHIGH Parameter, Table 17 and
SCLK to Valid SDIO and SDO, tDV Parameter, Table 17.......... 11
Changes to Addr 0x0002, Def Column, Table 36 and Addr
0x0003, Def Column, Table 36................................................ 58
Changes to Addr 0x0632, Table 36.......................................... 61
Changes to Addr 0x0680, Table 36.......................................... 62
Changes to Addr 0x06B2, Table 36 ......................................... 63
Changes to Address 0x0002, Description, Table 39................. 67
Changes to Bit 7 and Bit 6, Table 78........................................ 78
Changes to Address 0x629 and Address 0x62A, Table 87, and
Bit 7 and Bit 6, Table 88........................................................... 80
Changes to Address 0x65B and Address 0x65C, Table 97, and
Bit 7 and Bit 6, Table 98........................................................... 82
Changes to Address 0x6A9 and Address 0x6AA, Table 107.... 84
Changes to Bit 7 and Bit 6, Table 108...................................... 85
Changes to Address 0x6DB and Address 0x6DC, Table 117 ... 87
9/10—Rev. 0 to Rev. A
Change to Frequency Range (CMOS), Single-Ended Operation
Parameter, Table 8..................................................................... 7
Added Low Loop Bandwidth Applications Using a
TCXO/OCXO Section and Choosing the System Clock
Oscillator Frequency Section.................................................. 37
Moved System Clock Period Section....................................... 39
7/09—Revision0: Initial Version
相關(guān)PDF資料
PDF描述
AD9548BCPZ-REEL7 IC CLOCK GEN/SYNCHRONIZR 88LFCSP
AD9549ABCPZ-REEL7 IC CLOCK GEN/SYNCHRONIZR 64LFCSP
AD9550BCPZ-REEL7 IC INTEGER-N TRANSLATOR 32-LFCSP
AD9551BCPZ IC CLOCK GEN MULTISERV 40-LFCSP
AD9552BCPZ-REEL7 IC PLL CLOCK GEN LP 32LFCSP
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
AD9548 制造商:AD 制造商全稱:Analog Devices 功能描述:Quad/Octal Input Network Clock Generator/Synchronizer
AD9548/PCBZ 功能描述:BOARD EVAL FOR AD9548 RoHS:是 類別:編程器,開發(fā)系統(tǒng) >> 評估演示板和套件 系列:- 標準包裝:1 系列:PSoC® 主要目的:電源管理,熱管理 嵌入式:- 已用 IC / 零件:- 主要屬性:- 次要屬性:- 已供物品:板,CD,電源
AD9548/PCBZ 制造商:Analog Devices 功能描述:Clock Generator Evaluation Board
AD9548BCPZ 功能描述:IC CLOCK GEN/SYNCHRONIZR 88LFCSP RoHS:是 類別:集成電路 (IC) >> 時鐘/計時 - 專用 系列:- 標準包裝:1 系列:- 類型:時鐘/頻率發(fā)生器,多路復(fù)用器 PLL:是 主要目的:存儲器,RDRAM 輸入:晶體 輸出:LVCMOS 電路數(shù):1 比率 - 輸入:輸出:1:2 差分 - 輸入:輸出:無/是 頻率 - 最大:400MHz 電源電壓:3 V ~ 3.6 V 工作溫度:0°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:16-TSSOP(0.173",4.40mm 寬) 供應(yīng)商設(shè)備封裝:16-TSSOP 包裝:Digi-Reel® 其它名稱:296-6719-6
AD9548BCPZ-REEL7 功能描述:IC CLOCK GEN/SYNCHRONIZR 88LFCSP RoHS:是 類別:集成電路 (IC) >> 時鐘/計時 - 專用 系列:- 標準包裝:28 系列:- 類型:時鐘/頻率發(fā)生器 PLL:是 主要目的:Intel CPU 服務(wù)器 輸入:時鐘 輸出:LVCMOS 電路數(shù):1 比率 - 輸入:輸出:3:22 差分 - 輸入:輸出:無/是 頻率 - 最大:400MHz 電源電壓:3.135 V ~ 3.465 V 工作溫度:0°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:64-TFSOP (0.240",6.10mm 寬) 供應(yīng)商設(shè)備封裝:64-TSSOP 包裝:管件