參數(shù)資料
型號： AD9522-3/PCBZ
廠商： Analog Devices Inc
文件頁數(shù)： 7/84頁
文件大?。?/td> 0K
描述： BOARD EVAL FOR AD9522-3 CLK GEN
設(shè)計資源： AD9522 Eval Board Schematic
AD9522 BOM
標(biāo)準(zhǔn)包裝： 1
主要目的： 計時，時鐘發(fā)生器
嵌入式： 否
已用 IC / 零件： AD9522-3
主要屬性： 12 LVDS/24 CMOS 輸出，2 GHz VCO
次要屬性： I²C & SPI 接口
已供物品： 板
AD9522-3
Rev. 0 | Page 15 of 84
POWER DISSIPATION
Table 18.
Parameter
Min
Typ
Max
Unit
Test Conditions/Comments
POWER DISSIPATION, CHIP
Does not include power dissipated in external resistors; all LVDS
outputs terminated with 100 Ω across differential pair; all CMOS
outputs have 10 pF capacitive loading
Power-On Default
0.88
1.0
W
No clock; no programming; default register values
PLL Locked; One LVDS Output Enabled
0.54
0.63
W
fREF = 25 MHz; fOUT = 250 MHz; VCO = 2000 MHz; VCO divider = 2;
one LVDS output and output divider enabled; zero delay off;
ICP = 4.8 mA
PLL Locked; One CMOS Output Enabled
0.55
0.66
W
fREF = 25 MHz; fOUT = 62.5 MHz; VCO = 2000 MHz; VCO divider = 2;
one CMOS output and output divider enabled; zero delay off;
ICP = 4.8 mA
Distribution Only Mode; VCO Divider On;
One LVDS Output Enabled
0.36
0.43
W
fCLK = 2.4 GHz; fOUT = 200 MHz; VCO divider = 2; one LVDS output
and output divider enabled; zero delay off
Distribution Only Mode; VCO Divider Off;
One LVDS Output Enabled
0.33
0.4
W
fCLK = 2.4 GHz; fOUT = 200 MHz; VCO divider bypassed; one LVDS
output and output divider enabled; zero delay off
Maximum Power, Full Operation
1.1
1.3
W
PLL on; internal VCO = 2000 MHz; VCO divider = 2; all channel
dividers on; 12 LVDS outputs @ 125 MHz; zero delay on
PD Power-Down
35
50
mW
PD pin pulled low; does not include power dissipated in
termination resistors
PD Power-Down, Maximum Sleep
27
43
mW
PD pin pulled low; PLL power-down, 0x010[1:0] = 01b; power-
down SYNC, 0x230[2] = 1b; power-down distribution reference,
0x230[1] = 1b
VCP Supply
8
2.3
mW
PLL operating; typical closed-loop configuration
POWER DELTAS, INDIVIDUAL FUNCTIONS
Power delta when a function is enabled/disabled
VCO Divider On/Off
33
43
mW
VCO divider not used
REFIN (Differential) Off
25
31
mW
Delta between reference input off and differential reference
input mode
REF1, REF2 (Single-Ended) On/Off
16
22
mW
Delta between reference inputs off and one singled-ended
reference enabled; double this number if both REF1 and REF2
are powered up
VCO On/Off
60
95
mW
Internal VCO disabled; CLK input selected
PLL Dividers and Phase Detector On/Off
54
67
mW
PLL off to PLL on, normal operation; no reference enabled
LVDS Channel
118
146
mW
No LVDS output on to one LVDS output on; channel divider set to 1
LVDS Driver
11
15
mW
Second LVDS output turned on, same channel
CMOS Channel
120
154
mW
No CMOS output on to one CMOS output on; channel divider
set to 1; fOUT = 62.5 MHz and 10 pF of capacitive loading
CMOS Driver On/Off
16
30
mW
Additional CMOS outputs within the same channel turned on
Channel Divider Enabled
33
40
mW
Delta between divider bypassed (divide-by-1) and divide-by-2 to
divide-by-32
Zero Delay Block On/Off
30
35
mW
相關(guān)PDF資料
PDF描述
FCBP110LD1L03S KIT 3M LASERWIRE SFP+
VE-J4D-EZ-S CONVERTER MOD DC/DC 85V 25W
AD9520-2/PCBZ BOARD EVAL AD9520-2
AD9516-5/PCBZ BOARD EVAL FOR AD9516-5 2.5GHZ
FCBP110LD1L05 CABLE 10.5GBPS 5M LASERWIRE
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
AD9522-4 制造商:AD 制造商全稱:Analog Devices 功能描述:12 LVDS/24 CMOS Output Clock Generator with Integrated 1.6 GHz VCO
AD9522-4/PCBZ 功能描述:BOARD EVAL FOR AD9522-4 CLK GEN RoHS:是 類別:編程器，開發(fā)系統(tǒng) >> 評估演示板和套件 系列:- 標(biāo)準(zhǔn)包裝:1 系列:PSoC® 主要目的:電源管理，熱管理 嵌入式:- 已用 IC / 零件:- 主要屬性:- 次要屬性:- 已供物品:板，CD，電源
AD9522-4BCPZ 功能描述:IC CLOCK GEN 1.6GHZ VCO 64LFCSP RoHS:是 類別:集成電路 (IC) >> 時鐘/計時 - 時鐘發(fā)生器，PLL，頻率合成器 系列:- 標(biāo)準(zhǔn)包裝:1,000 系列:Precision Edge® 類型:時鐘/頻率合成器 PLL:無 輸入:CML，PECL 輸出:CML 電路數(shù):1 比率 - 輸入:輸出:2:1 差分 - 輸入:輸出:是/是 頻率 - 最大:10.7GHz 除法器/乘法器:無/無 電源電壓:2.375 V ~ 3.6 V 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:16-VFQFN 裸露焊盤，16-MLF? 供應(yīng)商設(shè)備封裝:16-MLF?（3x3） 包裝:帶卷 (TR) 其它名稱:SY58052UMGTRSY58052UMGTR-ND
AD9522-4BCPZ-REEL7 功能描述:IC CLOCK GEN 1.6GHZ VCO 64LFCSP RoHS:是 類別:集成電路 (IC) >> 時鐘/計時 - 時鐘發(fā)生器，PLL，頻率合成器 系列:- 標(biāo)準(zhǔn)包裝:2,000 系列:- 類型:PLL 時鐘發(fā)生器 PLL:帶旁路 輸入:LVCMOS，LVPECL 輸出:LVCMOS 電路數(shù):1 比率 - 輸入:輸出:2:11 差分 - 輸入:輸出:是/無 頻率 - 最大:240MHz 除法器/乘法器:是/無 電源電壓:3.135 V ~ 3.465 V 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:32-LQFP 供應(yīng)商設(shè)備封裝:32-TQFP（7x7） 包裝:帶卷 (TR)
AD9522-5 制造商:AD 制造商全稱:Analog Devices 功能描述:12 LVDS/24 CMOS Output Clock Generator
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺，查看報價

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*