參數(shù)資料
型號: AD9522-2/PCBZ
廠商: Analog Devices Inc
文件頁數(shù): 58/84頁
文件大?。?/td> 0K
描述: BOARD EVAL FOR AD9522-2 CLK GEN
設計資源: AD9522 Eval Board Schematic
AD9522 BOM
標準包裝: 1
主要目的: 計時,時鐘發(fā)生器
嵌入式:
已用 IC / 零件: AD9522-2
主要屬性: 12 LVDS/24 CMOS 輸出,2.2 GHz VCO
次要屬性: I²C & SPI 接口
已供物品:
AD9522-2
Rev. 0 | Page 61 of 84
REGISTER MAP
Register addresses that are not listed in Table 48 are not used, and writing to those registers has no effect. Writing to register addresses
marked unused should have 0x00 written to them, unless otherwise noted.
Table 48. Register Map Overview
Addr
(Hex)
Parameter
Bit 7 (MSB)
Bit 6
Bit 5
Bit 4
Bit 3
Bit 2
Bit 1
Bit 0 (LSB)
Default
Value
(Hex)
Serial Port Configuration
000
Serial port config
(SPI mode)
SDO active
LSB first/
addr incr
Soft reset
(self-
clearing)
Unused
Soft reset
(self-
clearing)
LSB first/
addr incr
SDO active
00
Serial port config
(IC mode)
Unused
Soft reset
(self-
clearing)
Unused
Soft reset
(self-
clearing)
Unused
00
001
Unused
N/A
002
Reserved (read-only)
N/A
003
Reserved (read-only)
N/A
004
Readback
control
Unused
Readback
active regs
00
EEPROM ID
005
EEPROM
customer
version ID
EEPROM customer version ID (LSB)
00
006
EEPROM customer version ID (MSB)
00
007
to
00F
Unused
00
PLL
010
PFD charge
pump
PFD polarity
Charge pump current
Charge pump mode
PLL power-down
7D
011
R counter
14-bit R counter, Bits[7:0] (LSB)
01
012
Unused
14-bit R counter, Bits[13:8] (MSB)
00
013
A counter
Unused
6-bit A counter
00
014
B counter
13-bit B counter, Bits[7:0] (LSB)
03
015
Unused
13-bit B counter, Bits[12:8] (MSB)
00
016
PLL_CTRL_1
Set CP pin
to VCP/2
Reset
R counter
Reset
A and B
counters
Reset all
counters
B counter
bypass
Prescaler P
06
017
PLL_CTRL_2
STATUS pin control
Antibacklash pulse width
00
018
PLL_CTRL_3
Enable CMOS
reference input
dc offset
Lock detect counter
Digital
lock
detect
window
Disable
digital
lock detect
VCO calibration divider
VCO
calibration
now
06
019
PLL_CTRL_4
R, A, B counters
SYNC pin reset
R path delay
N path delay
00
01A
PLL_CTRL_5
Enable STATUS
pin divider
Ref freq
monitor
threshold
LD pin control
00
01B
PLL_CTRL_6
Enable VCO
frequency
monitor
Enable
REF2
(REFIN)
frequency
monitor
Enable
REF1
(REFIN)
frequency
monitor
REFMON pin control
00
01C
PLL_CTRL_7
Disable
switchover
deglitch
Select
REF2
Use
REF_SEL
pin
Enable
automatic
reference
switchover
Stay on REF2
Enable
REF2
Enable
REF1
Enable
differential
reference
00
01D
PLL_CTRL_8
Enable
Status_EEPROM
at STATUS pin
Enable
XTAL
OSC
Enable
clock
doubler
Disable
PLL status
register
Enable LD
pin
comparator
Unused
Enable
external
holdover
Enable
holdover
80
相關PDF資料
PDF描述
FCBP110LD1L03 CABLE 10.5GBPS 3M LASERWIRE
MCP121T-240E/TT IC SUPERVISOR 2.32V LOW SOT-23B
AD9522-1/PCBZ BOARD EVAL FOR AD9522-1 CLK GEN
VE-J4H-EZ-S CONVERTER MOD DC/DC 52V 25W
ADCLK914/PCBZ BOARD EVAL FOR ADCLK914
相關代理商/技術參數(shù)
參數(shù)描述
AD9522-3 制造商:AD 制造商全稱:Analog Devices 功能描述:12 LVDS/24 CMOS Output Clock Generator with Integrated 2 GHz VCO
AD9522-3/PCBZ 功能描述:BOARD EVAL FOR AD9522-3 CLK GEN RoHS:是 類別:編程器,開發(fā)系統(tǒng) >> 評估演示板和套件 系列:- 標準包裝:1 系列:- 主要目的:電信,線路接口單元(LIU) 嵌入式:- 已用 IC / 零件:IDT82V2081 主要屬性:T1/J1/E1 LIU 次要屬性:- 已供物品:板,電源,線纜,CD 其它名稱:82EBV2081
AD9522-3BCPZ 功能描述:IC CLOCK GEN 2GHZ VCO 64LFCSP RoHS:是 類別:集成電路 (IC) >> 時鐘/計時 - 時鐘發(fā)生器,PLL,頻率合成器 系列:- 標準包裝:1,000 系列:Precision Edge® 類型:時鐘/頻率合成器 PLL:無 輸入:CML,PECL 輸出:CML 電路數(shù):1 比率 - 輸入:輸出:2:1 差分 - 輸入:輸出:是/是 頻率 - 最大:10.7GHz 除法器/乘法器:無/無 電源電壓:2.375 V ~ 3.6 V 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:16-VFQFN 裸露焊盤,16-MLF? 供應商設備封裝:16-MLF?(3x3) 包裝:帶卷 (TR) 其它名稱:SY58052UMGTRSY58052UMGTR-ND
AD9522-3BCPZ-REEL7 功能描述:IC CLOCK GEN 2GHZ VCO 64LFCSP RoHS:是 類別:集成電路 (IC) >> 時鐘/計時 - 時鐘發(fā)生器,PLL,頻率合成器 系列:- 標準包裝:2,000 系列:- 類型:PLL 時鐘發(fā)生器 PLL:帶旁路 輸入:LVCMOS,LVPECL 輸出:LVCMOS 電路數(shù):1 比率 - 輸入:輸出:2:11 差分 - 輸入:輸出:是/無 頻率 - 最大:240MHz 除法器/乘法器:是/無 電源電壓:3.135 V ~ 3.465 V 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:32-LQFP 供應商設備封裝:32-TQFP(7x7) 包裝:帶卷 (TR)
AD9522-4 制造商:AD 制造商全稱:Analog Devices 功能描述:12 LVDS/24 CMOS Output Clock Generator with Integrated 1.6 GHz VCO