- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄16534 > AD9522-2/PCBZ (Analog Devices Inc)BOARD EVAL FOR AD9522-2 CLK GEN PDF資料下載
參數(shù)資料
| 型號： | AD9522-2/PCBZ |
| 廠商： | Analog Devices Inc |
| 文件頁數(shù)： | 53/84頁 |
| 文件大?。?/td> | 0K |
| 描述： | BOARD EVAL FOR AD9522-2 CLK GEN |
| 設(shè)計資源： | AD9522 Eval Board Schematic AD9522 BOM |
| 標(biāo)準(zhǔn)包裝： | 1 |
| 主要目的： | 計時，時鐘發(fā)生器 |
| 嵌入式： | 否 |
| 已用 IC / 零件： | AD9522-2 |
| 主要屬性： | 12 LVDS/24 CMOS 輸出，2.2 GHz VCO |
| 次要屬性： | I²C & SPI 接口 |
| 已供物品： | 板 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁當(dāng)前第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁
AD9522-2
Rev. 0 | Page 57 of 84
EEPROM OPERATIONS
The AD9522 contains an internal EEPROM (nonvolatile memory).
The EEPROM can be programmed to create and store a user-
defined register setting file when the power is off. This setting
file can be used for power-up and chip reset as a default setting.
The EEPROM size is 512 bytes.
During the data transfer process, the write and read registers via
the serial port are generally not available except for one readback
register, STATUS_EEPROM.
To determine the data transfer state through the serial port
in SPI mode, users can read the value of STATUS_EEPROM
(1 = in process and 0 = completed).
In I2C mode, the user can address the AD9522 slave port with
the external I2C master (send an address byte to the AD9522). If
the AD9522 responds with a no acknowledge bit, the data transfer
process is not done. If the AD9522 responds with an acknowledge
bit, the data transfer process is completed. The user can monitor
the STATUS_EEPROM register or program the STATUS pin to
monitor the status of the data transfer.
WRITING TO THE EEPROM
The EEPROM cannot be programmed directly through the serial
port interface. To program the EEPROM and store a register
setting file, do the following:
1.
Program the AD9522 registers to the desired circuit state. If
the user wants the PLL to lock automatically after power-up,
the VCO calibration now bit (0x018[0]) must be set to 1.
This allows VCO calibration to start automatically after
register loading. Note that a valid input reference signal
must be present during VCO calibration.
2.
Program the EEPROM buffer registers, if necessary (see
the Programming the EEPROM Buffer Segment section).
This is only necessary if users want to use the EEPROM to
control the default setting of some (but not all) of the
AD9522 registers, or if they want to control the register
setting update sequence during power-up or chip reset.
3.
Set the enable EEPROM write bit (0xB02[0]) to 1 to enable
the EEPROM.
4.
Set the REG2EEPROM bit (0xB03[0]) to 1.
5.
Set the IO_UPDATE bit (0x232[0]) to 1, which starts the
process of writing data into the EEPROM to create the
EEPROM setting file. This enables the AD9522 EEPROM
controller to transfer the current register values, as well as
the memory address and instruction bytes from the EEPROM
buffer segment, into the EEPROM. After the write process
is completed, the internal controller sets 0xB03[0]
(REG2EEPROM) back to 0.
The readback register, STATUS_EEPROM (0xB00[0]),
is used to indicate the data transfer status between the
EEPROM and the control registers (0 = done/inactive;
1 = in process/active). At the beginning of the data transfer,
STATUS_EEPROM is set to 1 by the EEPROM controller
and cleared to 0 at the end of the data transfer. The user
can access STATUS_EEPROM through the STATUS pin
when the STATUS pin is programmed to monitor
STATUS_EEPROM. Alternatively, the user can monitor
the STATUS_EEPROM bit.
6.
After the data transfer process is done (0xB00[0] = 0), set
the enable EEPROM write register (0xB02[0]) to 0 to
disable writing to the EEPROM.
To verify that the data transfer has completed correctly, the user
can verify that 0xB01[0] = 0. A value of 1 in this register indicates a
data transfer error.
READING FROM THE EEPROM
The following reset-related events can start the process of
restoring the settings stored in EEPROM to control registers.
When the EEPROM pin is set high, do any of the following:
Power up the AD9522.
Perform a hardware chip reset by pulling the RESET pin
low and then releasing RESET.
Set the self-clearing soft reset bit (0x000[5]) to 1.
When the EEPROM pin is set low, set the self-clearing
Soft_EEPROM bit (0xB02[1]) to 1. The AD9522 then starts to
read the EEPROM and loads the values into the AD9522.
If the EEPROM pin is low during reset or power-up, the
EEPROM is not active, and the AD9522 default values are
loaded instead.
When using the EEPROM to automatically load the AD9522
register values and lock the PLL, the VCO calibration now bit
(0x018[0]) must be set to 1 when the register values are written
to the EEPROM. This allows VCO calibration to start automatically
after register loading. A valid input reference signal must be
present during VCO calibration.
To verify that the data transfer has completed correctly, the user
can verify that 0xB01[0] = 0. A value of 1 in this register indicates a
data transfer error.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| FCBP110LD1L03 | CABLE 10.5GBPS 3M LASERWIRE |
| MCP121T-240E/TT | IC SUPERVISOR 2.32V LOW SOT-23B |
| AD9522-1/PCBZ | BOARD EVAL FOR AD9522-1 CLK GEN |
| VE-J4H-EZ-S | CONVERTER MOD DC/DC 52V 25W |
| ADCLK914/PCBZ | BOARD EVAL FOR ADCLK914 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AD9522-3 | 制造商:AD 制造商全稱:Analog Devices 功能描述:12 LVDS/24 CMOS Output Clock Generator with Integrated 2 GHz VCO |
| AD9522-3/PCBZ | 功能描述:BOARD EVAL FOR AD9522-3 CLK GEN RoHS:是 類別:編程器，開發(fā)系統(tǒng) >> 評估演示板和套件 系列:- 標(biāo)準(zhǔn)包裝:1 系列:- 主要目的:電信，線路接口單元（LIU） 嵌入式:- 已用 IC / 零件:IDT82V2081 主要屬性:T1/J1/E1 LIU 次要屬性:- 已供物品:板，電源，線纜，CD 其它名稱:82EBV2081 |
| AD9522-3BCPZ | 功能描述:IC CLOCK GEN 2GHZ VCO 64LFCSP RoHS:是 類別:集成電路 (IC) >> 時鐘/計時 - 時鐘發(fā)生器，PLL，頻率合成器 系列:- 標(biāo)準(zhǔn)包裝:1,000 系列:Precision Edge® 類型:時鐘/頻率合成器 PLL:無 輸入:CML，PECL 輸出:CML 電路數(shù):1 比率 - 輸入:輸出:2:1 差分 - 輸入:輸出:是/是 頻率 - 最大:10.7GHz 除法器/乘法器:無/無 電源電壓:2.375 V ~ 3.6 V 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:16-VFQFN 裸露焊盤，16-MLF? 供應(yīng)商設(shè)備封裝:16-MLF?（3x3） 包裝:帶卷 (TR) 其它名稱:SY58052UMGTRSY58052UMGTR-ND |
| AD9522-3BCPZ-REEL7 | 功能描述:IC CLOCK GEN 2GHZ VCO 64LFCSP RoHS:是 類別:集成電路 (IC) >> 時鐘/計時 - 時鐘發(fā)生器，PLL，頻率合成器 系列:- 標(biāo)準(zhǔn)包裝:2,000 系列:- 類型:PLL 時鐘發(fā)生器 PLL:帶旁路 輸入:LVCMOS，LVPECL 輸出:LVCMOS 電路數(shù):1 比率 - 輸入:輸出:2:11 差分 - 輸入:輸出:是/無 頻率 - 最大:240MHz 除法器/乘法器:是/無 電源電壓:3.135 V ~ 3.465 V 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:32-LQFP 供應(yīng)商設(shè)備封裝:32-TQFP（7x7） 包裝:帶卷 (TR) |
| AD9522-4 | 制造商:AD 制造商全稱:Analog Devices 功能描述:12 LVDS/24 CMOS Output Clock Generator with Integrated 1.6 GHz VCO |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。