參數資料
型號： AD9520-2/PCBZ
廠商： Analog Devices Inc
文件頁數： 68/80頁
文件大?。?/td> 0K
描述： BOARD EVAL AD9520-2
設計資源： Synchronizing Multiple AD9910 1 GSPS Direct Digital Synthesizers (CN0121)
Phase Coherent FSK Modulator (CN0186)
AD9520 Eval Brd Schematic
AD9520 BOM
標準包裝： 1
主要目的： 計時，時鐘發(fā)生器
已用 IC / 零件： AD9520-2
已供物品： 板
AD9520-2
Data Sheet
Rev. A | Page 70 of 80
Reg.
Addr.
(Hex)
Bits
Name
Description
0x01D 7
Enable
STATUS_EEPROM
at STATUS pin
Enables the STATUS_EEPROM signal at the STATUS pin.
0: the STATUS pin is controlled by the Register 0x017[7:2] selection.
1: selects the STATUS_EEPROM signal at the STATUS pin. This bit overrides the Register 0x017[7:2] selection (default).
6
Enable XTAL OSC Enables the maintaining amplifier needed by a crystal oscillator at the PLL reference input.
0: crystal oscillator maintaining amplifier disabled (default).
1: crystal oscillator maintaining amplifier enabled.
5
Enable clock
doubler
Enables PLL reference input clock doubler.
0: doubler disabled (default).
1: doubler enabled.
4
Disable PLL
status register
Disables the PLL status register readback.
0: PLL status register enabled (default).
1: PLL status register disabled. If this bit is set, Register 0x01F is not automatically updated.
3
Enable LD pin
comparator
Enables the LD pin voltage comparator. Used with the LD pin current source lock detect mode. When the AD9520 is in
internal (automatic) holdover mode, this bit enables the use of the voltage on the LD pin to determine if the PLL was
previously in a locked state (see Figure 47). Otherwise, this can be used with the REFMON and STATUS pins to monitor the
voltage on the LD pin.
0: disables LD pin comparator and ignores the LD pin voltage; the automatic/internal holdover controller treats this pin as
true (high, default).
1: enables the LD pin comparator (uses the LD pin voltage to determine if the PLL was previously locked).
2
Unused
Unused.
1
Enable external
holdover
Enables the external hold control through the SYNC pin. (This bit disables the internal holdover mode.)
0: automatic holdover mode; holdover controlled by the automatic holdover circuit (default).
1: external holdover mode; holdover controlled by the SYNC pin.
0
Enable holdover Enables the internally controlled holdover function.
0: holdover disabled (default).
1: holdover enabled.
0x01E
[7:5]
Unused
Unused.
[4:3]
delay feedback
channel divider
select
Bit
4
Bit
3 Selection of Channel Divider for Use in the External Zero-Delay Path
0
Selects Channel Divider 0 (default).
0
1
Selects Channel Divider 1.
1
0
Selects Channel Divider 2.
1
Selects Channel Divider 3.
2
Enable external
zero delay
Selects which zero delay mode to use.
0: enables internal zero delay mode if Register 0x01E[1] = 1 (default).
1: enables external zero delay mode if Register 0x01E[1] = 1.
1
Enable zero
delay
Enables zero delay function.
0: disables zero delay function (default).
1: enables zero delay function.
0
Unused
Unused.
0x01F
7
Unused
Unused.
6
VCO calibration
finished
(read only)
Readback register. Indicates the status of the VCO calibration.
0: VCO calibration not finished.
1: VCO calibration finished.
5
Holdover active
(read only)
Readback register. Indicates if the part is in the holdover state (see Figure 47). Note that this is not the same as holdover enabled.
0: not in holdover state.
1: holdover state active.
4
REF2 selected
(read only)
Readback register. Indicates which PLL reference is selected as the input to the PLL.
0: REF1 selected (or differential reference if in differential mode).
1: REF2 selected.
3
VCO frequency >
threshold
(read only)
Readback register. Indicates if the VCO frequency is greater than the threshold (see Table 17: REF1, REF2, and VCO
frequency status monitor parameter).
0: VCO frequency is less than the threshold.
1: VCO frequency is greater than the threshold.
2
REF2 frequency >
threshold
(read only)
Readback register. Indicates if the frequency of the signal at REF2 is greater than the threshold frequency set by Register 0x01A[6].
0: REF2 frequency is less than the threshold frequency.
1: REF2 frequency is greater than the threshold frequency.
1
REF1 frequency >
threshold
(read only)
Readback register. Indicates if the frequency of the signal at REF1 is greater than the threshold frequency set by Register 0x01A[6].
0: REF1 frequency is less than the threshold frequency.
1: REF1 frequency is greater than the threshold frequency.
0
Digital lock
detect (read
only)
Readback register. Digital lock detect.
0: PLL is not locked.
1: PLL is locked.
相關PDF資料
PDF描述
AD9516-5/PCBZ BOARD EVAL FOR AD9516-5 2.5GHZ
FCBP110LD1L05 CABLE 10.5GBPS 5M LASERWIRE
VE-JTV-EZ-S CONVERTER MOD DC/DC 5.8V 25W
AD9522-2/PCBZ BOARD EVAL FOR AD9522-2 CLK GEN
FCBP110LD1L03 CABLE 10.5GBPS 3M LASERWIRE
相關代理商/技術參數
參數描述
AD9520-3 制造商:AD 制造商全稱:Analog Devices 功能描述:12 LVPECL/24 CMOS Output Clock Generator with Integrated 2 GHz VCO
AD9520-3/PCBZ 功能描述:BOARD EVAL AD9520-3 RoHS:是 類別:編程器，開發(fā)系統(tǒng) >> 評估演示板和套件 系列:- 標準包裝:1 系列:- 主要目的:電信，線路接口單元（LIU） 嵌入式:- 已用 IC / 零件:IDT82V2081 主要屬性:T1/J1/E1 LIU 次要屬性:- 已供物品:板，電源，線纜，CD 其它名稱:82EBV2081
AD9520-3BCPZ 功能描述:IC CLOCK GEN 2GHZ VCO 64LFCSP RoHS:是 類別:集成電路 (IC) >> 時鐘/計時 - 時鐘發(fā)生器，PLL，頻率合成器 系列:- 標準包裝:2,000 系列:- 類型:PLL 頻率合成器 PLL:是 輸入:晶體 輸出:時鐘 電路數:1 比率 - 輸入:輸出:1:1 差分 - 輸入:輸出:無/無 頻率 - 最大:1GHz 除法器/乘法器:是/無 電源電壓:4.5 V ~ 5.5 V 工作溫度:-20°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:16-LSSOP（0.175"，4.40mm 寬） 供應商設備封裝:16-SSOP 包裝:帶卷 (TR) 其它名稱:NJW1504V-TE1-NDNJW1504V-TE1TR
AD9520-3BCPZ-REEL7 功能描述:IC CLOCK GEN 2GHZ VCO 64LFCSP RoHS:是 類別:集成電路 (IC) >> 時鐘/計時 - 時鐘發(fā)生器，PLL，頻率合成器 系列:- 標準包裝:2,000 系列:- 類型:PLL 時鐘發(fā)生器 PLL:帶旁路 輸入:LVCMOS，LVPECL 輸出:LVCMOS 電路數:1 比率 - 輸入:輸出:2:11 差分 - 輸入:輸出:是/無 頻率 - 最大:240MHz 除法器/乘法器:是/無 電源電壓:3.135 V ~ 3.465 V 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:32-LQFP 供應商設備封裝:32-TQFP（7x7） 包裝:帶卷 (TR)
AD9520-4 制造商:AD 制造商全稱:Analog Devices 功能描述:12 LVPECL/24 CMOS Output Clock Generator with Integrated 1.6 GHz VCO
發(fā)布緊急采購，3分鐘左右您將得到回復。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

*型號 *數量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*