參數(shù)資料
型號： AD9518-2A/PCBZ
廠商： Analog Devices Inc
文件頁數(shù)： 7/64頁
文件大?。?/td> 0K
描述： BOARD EVALUATION FOR AD9518-2A
設(shè)計資源： AD9518 Schematics
AD9518 Gerber Files
AD9518-2 BOM
標(biāo)準(zhǔn)包裝： 1
主要目的： 計時，時鐘發(fā)生器
嵌入式： 否
已用 IC / 零件： AD9518-2A
主要屬性： 2 輸入，6 輸出，2.2GHz VCO
次要屬性： LVPECL 輸出邏輯
已供物品： 板
Data Sheet
AD9518-2
Rev. C | Page 15 of 64
Pin No.
Input/
Output
Pin Type
Mnemonic
Description
13
I
3.3 V CMOS
SCLK
Serial Control Port Data Clock Signal.
14
I
3.3 V CMOS
CS
Serial Control Port Chip Select, Active Low. This pin has an internal 30 k pull-up
resistor.
15
O
3.3 V CMOS
SDO
Serial Control Port. Unidirectional serial data output.
16
I/O
3.3 V CMOS
SDIO
Serial Control Port. Bidirectional serial data input/output.
17
I
3.3 V CMOS
RESET
Chip Reset, Active Low. This pin has an internal 30 k pull-up resistor.
18
I
3.3 V CMOS
PD
Chip Power Down, Active Low. This pin has an internal 30 k pull-up resistor.
19
O
LVPECL
OUT4
LVPECL Output; One Side of a Differential LVPECL Output.
20
O
LVPECL
OUT4
LVPECL Output; One Side of a Differential LVPECL Output.
21, 30, 31,
40
I
Power
VS_LVPECL
Extended Voltage 2.5 V to 3.3 V LVPECL Power Pins.
22
O
LVPECL
OUT5
LVPECL Output; One Side of a Differential LVPECL Output.
23
O
LVPECL
OUT5
LVPECL Output; One Side of a Differential LVPECL Output.
27, 34
GND
Ground. See the description for EPAD.
28
O
LVPECL
OUT3
LVPECL Output; One Side of a Differential LVPECL Output.
29
O
LVPECL
OUT3
LVPECL Output; One Side of a Differential LVPECL Output.
32
O
LVPECL
OUT2
LVPECL Output; One Side of a Differential LVPECL Output.
33
O
LVPECL
OUT2
LVPECL Output; One Side of a Differential LVPECL Output.
36
NC
No Connection.
38
O
LVPECL
OUT1
LVPECL Output; One Side of a Differential LVPECL Output.
39
O
LVPECL
OUT1
LVPECL Output; One Side of a Differential LVPECL Output.
41
O
LVPECL
OUT0
LVPECL Output; One Side of a Differential LVPECL Output.
42
O
LVPECL
OUT0
LVPECL Output; One Side of a Differential LVPECL Output.
44
O
Current set
resistor
RSET
Resistor connected here sets internal bias currents. Nominal value = 4.12 k.
46
O
Current set
resistor
CPRSET
Resistor connected here sets the CP current range. Nominal value = 5.1 k.
47
I
Reference
input
REFIN (REF2)
Along with REFIN, this is the self-biased differential input for the PLL reference.
Alternatively, this pin is a single-ended input for REF2.
48
I
Reference
input
REFIN (REF1)
Along with REFIN, this is the self-biased differential input for the PLL reference.
Alternatively, this pin is a single-ended input for REF1.
EPAD
GND
Ground. The external paddle on the bottom of the package must be connected to
ground for proper operation.
相關(guān)PDF資料
PDF描述
FCBP110LD1L10 CABLE 10.5GBPS 10M LASERWIRE
ADCLK946/PCBZ KIT EVAL CLK BUFF ADCLK946
A2MXS-3436M ADM34S/AE34M/X
FCBP110LD1L05S KIT 5M LASERWIRE SFP+
AD9522-3/PCBZ BOARD EVAL FOR AD9522-3 CLK GEN
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
AD9518-2BCPZ 制造商:Analog Devices 功能描述:Clock Generator 48-Pin LFCSP EP Tray
AD9518-2BCPZ-REEL7 制造商:Analog Devices 功能描述: 制造商:Rochester Electronics LLC 功能描述:
AD9518-3 制造商:AD 制造商全稱:Analog Devices 功能描述:6-Output Clock Generator with 6-Output Clock Generator with
AD9518-3A/PCBZ 功能描述:BOARD EVALUATION FOR AD9518-3A RoHS:是 類別:編程器，開發(fā)系統(tǒng) >> 評估演示板和套件 系列:- 標(biāo)準(zhǔn)包裝:1 系列:- 主要目的:電信，線路接口單元（LIU） 嵌入式:- 已用 IC / 零件:IDT82V2081 主要屬性:T1/J1/E1 LIU 次要屬性:- 已供物品:板，電源，線纜，CD 其它名稱:82EBV2081
AD9518-3ABCPZ 功能描述:IC CLOCK GEN 6CH 2GHZ 48LFCSP RoHS:是 類別:集成電路 (IC) >> 時鐘/計時 - 時鐘發(fā)生器，PLL，頻率合成器 系列:- 標(biāo)準(zhǔn)包裝:2,000 系列:- 類型:PLL 時鐘發(fā)生器 PLL:帶旁路 輸入:LVCMOS，LVPECL 輸出:LVCMOS 電路數(shù):1 比率 - 輸入:輸出:2:11 差分 - 輸入:輸出:是/無 頻率 - 最大:240MHz 除法器/乘法器:是/無 電源電壓:3.135 V ~ 3.465 V 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:32-LQFP 供應(yīng)商設(shè)備封裝:32-TQFP（7x7） 包裝:帶卷 (TR)
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*