參數(shù)資料
型號(hào): AD9518-2A/PCBZ
廠商: Analog Devices Inc
文件頁數(shù): 57/64頁
文件大?。?/td> 0K
描述: BOARD EVALUATION FOR AD9518-2A
設(shè)計(jì)資源: AD9518 Schematics
AD9518 Gerber Files
AD9518-2 BOM
標(biāo)準(zhǔn)包裝: 1
主要目的: 計(jì)時(shí),時(shí)鐘發(fā)生器
嵌入式:
已用 IC / 零件: AD9518-2A
主要屬性: 2 輸入,6 輸出,2.2GHz VCO
次要屬性: LVPECL 輸出邏輯
已供物品:
AD9518-2
Data Sheet
Rev. C | Page 60 of 64
LVPECL CLOCK DISTRIBUTION
The LVPECL outputs (because they are open emitter) require
a dc termination to bias the output transistors. The simplified
equivalent circuit in Figure 43 shows the LVPECL output stage.
In most applications, an LVPECL far-end Thevenin termination
(see Figure 53) or Y-termination (see Figure 54) is recommended.
In each case, the VS of the receiving buffer should match the
VS_LVPECL voltage. If it does not, ac coupling is recommended (see
Figure 55). In the case of Figure 55, pull-down resistors of <150
are not recommended when VS_LVPECL = 3.3 V; if used, damage to
the LVPECL drivers may result. The minimum recommended
pull-down resistor size for VS_LVPECL = 2.5 V is 100 .
The resistor network is designed to match the transmission line
impedance (50 ) and the switching threshold (VS 1.3 V).
VS_LVPECL
LVPECL
50
SINGLE-ENDED
(NOT COUPLED)
VS
VS_DRV
LVPECL
127
83
06431-
145
Figure 53. DC-Coupled 3.3 V LVPECL Far-End Thevenin Termination
VS_LVPECL
LVPECL
Z0 = 50
VS = 3.3V
LVPECL
50
Z0 = 50
06431-
147
Figure 54. DC-Coupled 3.3 V LVPECL Y-Termination
VS_LVPECL
LVPECL
100 DIFFERENTIAL
(COUPLED)
TRANSMISSION LINE
VS
LVPECL
100
0.1nF
200
06431-
146
Figure 55. AC-Coupled LVPECL with Parallel Transmission Line
LVPECL Y-termination is an elegant termination scheme that
uses the fewest components and offers both odd- and even-mode
impedance matching. Even-mode impedance matching is an
important consideration for closely coupled transmission lines
at high frequencies. Its main drawback is that it offers limited
flexibility for varying the drive strength of the emitter-follower
LVPECL driver. This can be an important consideration when
driving long trace lengths but is usually not an issue. In the case
shown in Figure 54, where VS_LVPECL = 2.5 V, the 50 termination
resistor that is connected to ground should be changed to 19 .
Thevenin-equivalent termination uses a resistor network to provide
50 termination to a dc voltage that is below VOL of the LVPECL
driver. In this case, VS_LVPECL on the AD9518 should equal VS of
the receiving buffer. Although the resistor combination shown
in Figure 54 results in a dc bias point of VS_LVPECL 2 V, the actual
common-mode voltage is VS_LVPECL 1.3 V because there is
additional current flowing from the AD9518 LVPECL driver
through the pull-down resistor.
The circuit is identical when VS_LVPECL = 2.5 V, except that the pull-
down resistor is 62.5 , and the pull-up resistor is 250 .
相關(guān)PDF資料
PDF描述
FCBP110LD1L10 CABLE 10.5GBPS 10M LASERWIRE
ADCLK946/PCBZ KIT EVAL CLK BUFF ADCLK946
A2MXS-3436M ADM34S/AE34M/X
FCBP110LD1L05S KIT 5M LASERWIRE SFP+
AD9522-3/PCBZ BOARD EVAL FOR AD9522-3 CLK GEN
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
AD9518-2BCPZ 制造商:Analog Devices 功能描述:Clock Generator 48-Pin LFCSP EP Tray
AD9518-2BCPZ-REEL7 制造商:Analog Devices 功能描述: 制造商:Rochester Electronics LLC 功能描述:
AD9518-3 制造商:AD 制造商全稱:Analog Devices 功能描述:6-Output Clock Generator with 6-Output Clock Generator with
AD9518-3A/PCBZ 功能描述:BOARD EVALUATION FOR AD9518-3A RoHS:是 類別:編程器,開發(fā)系統(tǒng) >> 評(píng)估演示板和套件 系列:- 標(biāo)準(zhǔn)包裝:1 系列:- 主要目的:電信,線路接口單元(LIU) 嵌入式:- 已用 IC / 零件:IDT82V2081 主要屬性:T1/J1/E1 LIU 次要屬性:- 已供物品:板,電源,線纜,CD 其它名稱:82EBV2081
AD9518-3ABCPZ 功能描述:IC CLOCK GEN 6CH 2GHZ 48LFCSP RoHS:是 類別:集成電路 (IC) >> 時(shí)鐘/計(jì)時(shí) - 時(shí)鐘發(fā)生器,PLL,頻率合成器 系列:- 標(biāo)準(zhǔn)包裝:2,000 系列:- 類型:PLL 時(shí)鐘發(fā)生器 PLL:帶旁路 輸入:LVCMOS,LVPECL 輸出:LVCMOS 電路數(shù):1 比率 - 輸入:輸出:2:11 差分 - 輸入:輸出:是/無 頻率 - 最大:240MHz 除法器/乘法器:是/無 電源電壓:3.135 V ~ 3.465 V 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:32-LQFP 供應(yīng)商設(shè)備封裝:32-TQFP(7x7) 包裝:帶卷 (TR)