- 您現在的位置：買賣IC網 > PDF目錄16534 > AD9518-2A/PCBZ (Analog Devices Inc)BOARD EVALUATION FOR AD9518-2A PDF資料下載
參數資料
| 型號： | AD9518-2A/PCBZ |
| 廠商： | Analog Devices Inc |
| 文件頁數： | 23/64頁 |
| 文件大?。?/td> | 0K |
| 描述： | BOARD EVALUATION FOR AD9518-2A |
| 設計資源： | AD9518 Schematics AD9518 Gerber Files AD9518-2 BOM |
| 標準包裝： | 1 |
| 主要目的： | 計時，時鐘發(fā)生器 |
| 嵌入式： | 否 |
| 已用 IC / 零件： | AD9518-2A |
| 主要屬性： | 2 輸入，6 輸出，2.2GHz VCO |
| 次要屬性： | LVPECL 輸出邏輯 |
| 已供物品： | 板 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁當前第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁
Data Sheet
AD9518-2
Rev. C | Page 3 of 64
REVISION HISTORY
1/12—Rev. B to Rev.C
Change to 0x232 Description, Table 49........................................58
9/11—Rev. A to Rev. B
Changes to Applications and General Description Sections.......1
Change to CPRSET Pin Resistor Parameter, Table 1....................4
Changes to Table 2 ............................................................................4
Change to Test Conditions/Comments Column of Output
Differential Voltage (VOD) Parameter, Table 4...............................5
Change to Logic 1 Current and Logic 0 Current Parameters,
Table 14.............................................................................................10
Change to Test Conditions/Comments Column of LVPECL
Channel (Divider Plus Output Driver) Parameter, Table 16.....11
Changes to Table 19 ........................................................................14
Changes to Captions, Figure 11 and Figure 16............................17
Added Figure 26, Renumbered Sequentially...............................19
Change to PLL External Loop Filter Section...............................27
Changes to Reference Switchover and Prescaler Sections .........28
Changes to Comments/Conditions Column, Table 27..............29
Changes to Automatic/Internal Holdover Mode and
Frequency Status Monitors Sections.............................................32
Changes to VCO Calibration Section...........................................33
Changes to Clock Distribution Section........................................34
Change to Write Section.................................................................40
Change to Figure 47 ........................................................................42
Changes to Table 41 ........................................................................44
Changes to Register Address 0x01C, Table 42 ............................45
Changes to Register Address 0x017, Bits[1:0] and
Register Address 0x018, Bits[2:0], Table 44.................................50
Changes to Register Address 0x01C, Bits[5:1], Table 44............53
Change to Bit 5, Register Address 0x191, Register
Address 0x194, and Register Address 0x197, Table 46...............56
Changes to LVPECL Clock Distribution Section .......................60
Updated Outline Dimensions and Changes to
Ordering Guide ...............................................................................61
1/10—Rev. 0 to Rev. A
Added 48-Lead LFCSP Package (CP-48-8) ....................Universal
Changes to Features, Applications, and General Description.....1
Change to CPRSET Pin Resistor Parameter..................................4
Changes to VCP Supply Parameter.................................................11
Changes to Table 18 ........................................................................13
Added Exposed Paddle Notation to Figure 4;
Changes to Table 19 ........................................................................14
Change to High Frequency Clock Distribution—CLK or
External VCO > 1600 MHz Section; Change to Table 21..........22
Changes to Table 23 ........................................................................24
Change to Configuration and Register Settings Section ...........25
Change to Phase Frequency Detector (PFD) Section ................26
Changes to Charge Pump (CP), On-Chip VCO, PLL
External Loop Filter, and PLL Reference Inputs Sections .........27
Change to Figure 31; Added Figure 32.........................................27
Changes to Reference Switchover and Prescaler Sections.........28
Changes to A and B Counters Section and Table 27..................29
Change to Holdover Section..........................................................31
Changes to VCO Calibration Section...........................................33
Changes to Clock Distribution Section........................................34
Change to Table 32; Change to Channel Frequency
Division (0, 1, and 2) Section ........................................................35
Change to Write Section ................................................................40
Change to Figure 46........................................................................42
Added Thermal Performance Section; Added Table 41 ............44
Changes to 0x003 Register Address..............................................45
Changes to Table 43 ........................................................................47
Changes to Table 44 ........................................................................48
Changes to Table 45 ........................................................................55
Changes to Table 46 ........................................................................57
Changes to Table 47 ........................................................................58
Changes to Table 48 ........................................................................59
Added Frequency Planning Using the AD9518 Section............60
Changes to LVDS Clock Distribution Section ............................61
Changes to Figure 52 and Figure 54; Added Figure 53..............61
Added Exposed Paddle Notation to Outline Dimensions;
Changes to Ordering Guide...........................................................62
9/07—Revision 0: Initial Version
相關PDF資料 |
PDF描述 |
|---|---|
| FCBP110LD1L10 | CABLE 10.5GBPS 10M LASERWIRE |
| ADCLK946/PCBZ | KIT EVAL CLK BUFF ADCLK946 |
| A2MXS-3436M | ADM34S/AE34M/X |
| FCBP110LD1L05S | KIT 5M LASERWIRE SFP+ |
| AD9522-3/PCBZ | BOARD EVAL FOR AD9522-3 CLK GEN |
相關代理商/技術參數 |
參數描述 |
|---|---|
| AD9518-2BCPZ | 制造商:Analog Devices 功能描述:Clock Generator 48-Pin LFCSP EP Tray |
| AD9518-2BCPZ-REEL7 | 制造商:Analog Devices 功能描述: 制造商:Rochester Electronics LLC 功能描述: |
| AD9518-3 | 制造商:AD 制造商全稱:Analog Devices 功能描述:6-Output Clock Generator with 6-Output Clock Generator with |
| AD9518-3A/PCBZ | 功能描述:BOARD EVALUATION FOR AD9518-3A RoHS:是 類別:編程器，開發(fā)系統(tǒng) >> 評估演示板和套件 系列:- 標準包裝:1 系列:- 主要目的:電信，線路接口單元（LIU） 嵌入式:- 已用 IC / 零件:IDT82V2081 主要屬性:T1/J1/E1 LIU 次要屬性:- 已供物品:板，電源，線纜，CD 其它名稱:82EBV2081 |
| AD9518-3ABCPZ | 功能描述:IC CLOCK GEN 6CH 2GHZ 48LFCSP RoHS:是 類別:集成電路 (IC) >> 時鐘/計時 - 時鐘發(fā)生器，PLL，頻率合成器 系列:- 標準包裝:2,000 系列:- 類型:PLL 時鐘發(fā)生器 PLL:帶旁路 輸入:LVCMOS，LVPECL 輸出:LVCMOS 電路數:1 比率 - 輸入:輸出:2:11 差分 - 輸入:輸出:是/無 頻率 - 最大:240MHz 除法器/乘法器:是/無 電源電壓:3.135 V ~ 3.465 V 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:32-LQFP 供應商設備封裝:32-TQFP（7x7） 包裝:帶卷 (TR) |
發(fā)布緊急采購，3分鐘左右您將得到回復。