參數(shù)資料
型號: ADCLK946/PCBZ
廠商: Analog Devices Inc
文件頁數(shù): 1/12頁
文件大?。?/td> 0K
描述: KIT EVAL CLK BUFF ADCLK946
設(shè)計(jì)資源: ADCLK946 Schematic
ADCLK946 Gerber File
ADCLK946 BOM
標(biāo)準(zhǔn)包裝: 1
主要目的: 計(jì)時,時鐘緩沖器 / 驅(qū)動器 / 接收器 / 變換器
嵌入式:
已用 IC / 零件: ADCLK946
主要屬性: 1 輸入,6 輸出
次要屬性: LVPECL 輸出邏輯
已供物品:
Six LVPECL Outputs,
SiGe Clock Fanout Buffer
ADCLK946
Rev. A
Information furnished by Analog Devices is believed to be accurate and reliable. However, no
responsibilityisassumedbyAnalogDevicesforitsuse,norforanyinfringementsofpatentsorother
rightsofthirdpartiesthatmayresultfromitsuse.Specificationssubjecttochangewithoutnotice.No
license is granted by implication or otherwise under any patent or patent rights of Analog Devices.
Trademarksandregisteredtrademarksarethepropertyoftheirrespectiveowners.
One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A.
Tel: 781.329.4700
Fax: 781.461.3113
2009-2010 Analog Devices, Inc. All rights reserved.
FEATURES
4.8 GHz operating frequency
75 fs rms broadband random jitter
On-chip input terminations
3.3 V power supply
APPLICATIONS
Low jitter clock distribution
Clock and data signal restoration
Level translation
Wireless communications
Wired communications
Medical and industrial imaging
ATE and high performance instrumentation
GENERAL DESCRIPTION
The ADCLK946 is an ultrafast clock fanout buffer fabricated on
the Analog Devices, Inc., proprietary XFCB3 silicon germanium
(SiGe) bipolar process. This device is designed for high speed
applications requiring low jitter.
The device has a differential input equipped with center-tapped,
differential, 100 on-chip termination resistors. The input accepts
dc-coupled LVPECL, CML, 3.3 V CMOS (single ended), and
ac-coupled 1.8 V CMOS, LVDS, and LVPECL inputs. A VREF pin
is available for biasing ac-coupled inputs.
The ADCLK946 features six full-swing emitter-coupled logic
(ECL) output drivers. For LVPECL (positive ECL) operation,
bias VCC to the positive supply and VEE to ground. For ECL
operation, bias VCC to ground and VEE to the negative supply.
The ECL output stages are designed to directly drive 800 mV
each side into 50 terminated to VCC 2 V for a total differen-
tial output swing of 1.6 V.
The ADCLK946 is available in a 24-lead LFCSP and is specified
for operation over the standard industrial temperature range of
40°C to +85°C.
FUNCTIONAL BLOCK DIAGRAM
Q0
Q1
Q2
Q3
Q4
Q5
LVPECL
CLK
VT
VREF
CLK
ADCLK946
REFERENCE
08053-
001
Figure 1.
相關(guān)PDF資料
PDF描述
A2MXS-3436M ADM34S/AE34M/X
FCBP110LD1L05S KIT 5M LASERWIRE SFP+
AD9522-3/PCBZ BOARD EVAL FOR AD9522-3 CLK GEN
FCBP110LD1L03S KIT 3M LASERWIRE SFP+
VE-J4D-EZ-S CONVERTER MOD DC/DC 85V 25W
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
ADCLK948 制造商:AD 制造商全稱:Analog Devices 功能描述:Two Selectable Inputs, 8 LVPECL Outputs, SiGe Clock Fanout Buffer
ADCLK948/PCBZ 功能描述:BOARD EVALUATION FOR ADCLK948 RoHS:是 類別:編程器,開發(fā)系統(tǒng) >> 評估演示板和套件 系列:SIGe 標(biāo)準(zhǔn)包裝:1 系列:PSoC® 主要目的:電源管理,熱管理 嵌入式:- 已用 IC / 零件:- 主要屬性:- 次要屬性:- 已供物品:板,CD,電源
ADCLK948BCPZ 功能描述:IC CLOCK BUFFER MUX 2:8 32-LFCSP RoHS:是 類別:集成電路 (IC) >> 時鐘/計(jì)時 - 時鐘緩沖器,驅(qū)動器 系列:SIGe 產(chǎn)品培訓(xùn)模塊:High Bandwidth Product Overview 標(biāo)準(zhǔn)包裝:1,000 系列:Precision Edge® 類型:扇出緩沖器(分配) 電路數(shù):1 比率 - 輸入:輸出:1:4 差分 - 輸入:輸出:是/是 輸入:CML,LVDS,LVPECL 輸出:CML 頻率 - 最大:2.5GHz 電源電壓:2.375 V ~ 2.625 V 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:16-VFQFN 裸露焊盤,16-MLF? 供應(yīng)商設(shè)備封裝:16-MLF?(3x3) 包裝:帶卷 (TR)
ADCLK948BCPZ 制造商:Analog Devices 功能描述:CLOCK FANOUT BUFFER, 4.8GHZ, LFCSP-32
ADCLK948BCPZ-REEL7 功能描述:IC CLOCK BUFFER MUX 2:8 32-LFCSP RoHS:是 類別:集成電路 (IC) >> 時鐘/計(jì)時 - 時鐘緩沖器,驅(qū)動器 系列:SIGe 標(biāo)準(zhǔn)包裝:74 系列:- 類型:扇出緩沖器(分配) 電路數(shù):1 比率 - 輸入:輸出:1:10 差分 - 輸入:輸出:是/是 輸入:HCSL, LVCMOS, LVDS, LVPECL, LVTTL 輸出:HCSL,LVDS 頻率 - 最大:400MHz 電源電壓:3 V ~ 3.6 V 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:32-VFQFN 裸露焊盤 供應(yīng)商設(shè)備封裝:32-QFN(5x5) 包裝:管件