參數(shù)資料
型號(hào)： AD9518-2A/PCBZ
廠商： Analog Devices Inc
文件頁數(shù)： 50/64頁
文件大小： 0K
描述： BOARD EVALUATION FOR AD9518-2A
設(shè)計(jì)資源： AD9518 Schematics
AD9518 Gerber Files
AD9518-2 BOM
標(biāo)準(zhǔn)包裝： 1
主要目的： 計(jì)時(shí)，時(shí)鐘發(fā)生器
嵌入式： 否
已用 IC / 零件： AD9518-2A
主要屬性： 2 輸入，6 輸出，2.2GHz VCO
次要屬性： LVPECL 輸出邏輯
已供物品： 板
AD9518-2
Data Sheet
Rev. C | Page 54 of 64
Reg.
Addr.
(Hex)
Bits
Name
Description
1
REF1 frequency >
threshold
Read-only register. Indicates if the frequency of the signal at REF2 is greater than the threshold frequency
set by Register 0x01A, Bit 6.
0: REF1 frequency is less than threshold frequency.
1: REF1 frequency is greater than threshold frequency.
0
Digital lock detect
Read-only register. Digital lock detect.
0: PLL is not locked.
1: PLL is locked.
Table 45. LVPECL Outputs
Reg.
Addr.
(Hex)
Bits
Name
Description
0x0F0
4
OUT0 invert
Sets the output polarity.
0: noninverting (default).
1: inverting.
[3:2]
OUT0 LVPECL
differential voltage
Sets the LVPECL output differential voltage (VOD).
3
2
VOD (mV)
0
400.
0
1
600.
1
0
780 (default).
1
960.
[1:0]
OUT0 power-down
LVPECL power-down modes.
1
0
Mode
Output
0
Normal operation (default).
On
0
1
Partial power-down, reference on; use only if there are no external load resistors.
Off
1
0
Partial power-down, reference on, safe LVPECL power-down.
Off
1
Total power-down, reference off; use only if there are no external load resistors.
Off
0x0F1
4
OUT1 invert
Sets the output polarity.
0: noninverting (default).
1: inverting.
[3:2]
OUT1 LVPECL
differential voltage
Sets the LVPECL output differential voltage (VOD).
3
2
VOD (mV)
0
400.
0
1
600.
1
0
780 (default).
1
960.
[1:0]
OUT1 power-down
LVPECL power-down modes.
1
0
Mode
Output
0
Normal operation.
On
0
1
Partial power-down, reference on; use only if there are no external load resistors.
Off
1
0
Partial power-down, reference on, safe LVPECL power-down (default).
Off
1
Total power-down, reference off; use only if there are no external load resistors.
Off
0x0F2
4
OUT2 invert
Sets the output polarity.
0: noninverting (default).
1: inverting.
[3:2]
OUT2 LVPECL
differential voltage
Sets the LVPECL output differential voltage (VOD).
3
2
VOD (mV)
0
400.
0
1
600.
1
0
780 (default).
1
960.
[1:0]
OUT2 power-down
LVPECL power-down modes.
1
0
Mode
Output
0
Normal operation (default).
On
0
1
Partial power-down, reference on; use only if there are no external load resistors.
Off
1
0
Partial power-down, reference on, safe LVPECL power-down.
Off
1
Total power-down, reference off; use only if there are no external load resistors.
Off
相關(guān)PDF資料
PDF描述
FCBP110LD1L10 CABLE 10.5GBPS 10M LASERWIRE
ADCLK946/PCBZ KIT EVAL CLK BUFF ADCLK946
A2MXS-3436M ADM34S/AE34M/X
FCBP110LD1L05S KIT 5M LASERWIRE SFP+
AD9522-3/PCBZ BOARD EVAL FOR AD9522-3 CLK GEN
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
AD9518-2BCPZ 制造商:Analog Devices 功能描述:Clock Generator 48-Pin LFCSP EP Tray
AD9518-2BCPZ-REEL7 制造商:Analog Devices 功能描述: 制造商:Rochester Electronics LLC 功能描述:
AD9518-3 制造商:AD 制造商全稱:Analog Devices 功能描述:6-Output Clock Generator with 6-Output Clock Generator with
AD9518-3A/PCBZ 功能描述:BOARD EVALUATION FOR AD9518-3A RoHS:是 類別:編程器，開發(fā)系統(tǒng) >> 評(píng)估演示板和套件 系列:- 標(biāo)準(zhǔn)包裝:1 系列:- 主要目的:電信，線路接口單元（LIU） 嵌入式:- 已用 IC / 零件:IDT82V2081 主要屬性:T1/J1/E1 LIU 次要屬性:- 已供物品:板，電源，線纜，CD 其它名稱:82EBV2081
AD9518-3ABCPZ 功能描述:IC CLOCK GEN 6CH 2GHZ 48LFCSP RoHS:是 類別:集成電路 (IC) >> 時(shí)鐘/計(jì)時(shí) - 時(shí)鐘發(fā)生器，PLL，頻率合成器 系列:- 標(biāo)準(zhǔn)包裝:2,000 系列:- 類型:PLL 時(shí)鐘發(fā)生器 PLL:帶旁路 輸入:LVCMOS，LVPECL 輸出:LVCMOS 電路數(shù):1 比率 - 輸入:輸出:2:11 差分 - 輸入:輸出:是/無 頻率 - 最大:240MHz 除法器/乘法器:是/無 電源電壓:3.135 V ~ 3.465 V 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:32-LQFP 供應(yīng)商設(shè)備封裝:32-TQFP（7x7） 包裝:帶卷 (TR)
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。

采購需求

(若只采購一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購

我的聯(lián)系方式

*
*
*