- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄375230 > AD1846JP (ANALOG DEVICES INC) Low Cost Parallel-Port 16-Bit SoundPort Stereo Codec PDF資料下載
參數(shù)資料
| 型號： | AD1846JP |
| 廠商： | ANALOG DEVICES INC |
| 元件分類： | 消費(fèi)家電 |
| 英文描述： | Low Cost Parallel-Port 16-Bit SoundPort Stereo Codec |
| 中文描述： | SPECIALTY CONSUMER CIRCUIT, PQCC68 |
| 封裝： | PLASTIC, LCC-68 |
| 文件頁數(shù)： | 5/28頁 |
| 文件大?。?/td> | 277K |
| 代理商： | AD1846JP |
第1頁第2頁第3頁第4頁當(dāng)前第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁
T IMING PARAME T E RS (GUARANT E E D OVE R OPE RAT ING T E MPE RAT URE RANGE )
Min
Max
Units
WR
/
RD
Strobe Width (t
ST W
)
WR
/
RD
Rising to
WR
/
RD
Falling (t
BWND
)
Write Data Setup to
WR
Rising (t
WDSU
)
RD
Falling to Valid Read Data (t
RDDV
)
CS
Setup to
WR
/
RD
Falling (t
CSSU
)
CS
Hold from
WR
/
RD
Rising (t
CSHD
)
Adr Setup to
WR
/
RD
Falling (t
ADSU
)
Adr Hold from
WR
/
RD
Rising (t
ADHD
)
DAK
Rising to
WR
/
RD
Falling (t
SUDK 1
)
DAK
Falling to
WR
/
RD
Rising (t
SUDK 2
)
DAK
Setup to
WR
/
RD
Falling (t
DK SU
)
Data Hold from
RD
Rising (t
DHD1
)
Data Hold from
WR
Rising (t
DHD2
)
DRQ Hold from
WR
/
RD
Falling (t
DRHD
)
DAK
Hold from
WR
Rising (t
DK HDa
)
DAK
Hold from
RD
Rising (t
DK HDb
)
DBEN
/DBDIR Delay from
WR
/
RD
Falling (t
DBDL
)
130
140
10
20
10
0
10
10
60
0
25
0
15
0
10
10
0
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
40
20
30
20
POWE R SUPPLY
Min
Max
Units
Power Supply Range – Analog
Power Supply Range – 5 V Digital
Power Supply Current – 5 V Operating
(5 V Supplies)
Analog Supply Current – 5 V Operating
Digital Supply Current – 5 V Operating
Digital Power Supply Current – Power Down
Analog Power Supply Current – Power Down
Power Dissipation – 5 V Operating
(Current
Nominal Supplies)
Power Dissipation – Power Down
(Current
Nominal Supplies)
Power Supply Rejection (100 mV p-p Signal @ 1 kHz)*
(At Both Analog and Digital Supply Pins, Both ADCs
and DACs)
4.75
4.75
5.25
5.25
120
V
V
mA
65
55
0.5
0.5
600
mA
mA
mA
mA
mW
5
mW
dB
40
CLOCK SPE CIFICAT IONS*
Min
Max
Units
Input Clock Frequency
Recommended Clock Duty Cycle T olerance
Initialization T ime
16.9344 MHz Crystal Selected
24.576 MHz Crystal Selected
27
±
10
MHz
%
70
90
ms
ms
*Guaranteed, not tested.
Specifications subject to change without notice.
AD1846
REV. A
–5–
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| AD1849KP | Serial-Port 16-Bit SoundPort Stereo Codec |
| AD1851 | 16-Bit, 16×Fs PCM Audio DACs(16位,單片PCM音頻D/A轉(zhuǎn)換器) |
| AD1892JR | Integrated Digital Receiver/Rate Converter |
| AD1892JRRL | Integrated Digital Receiver/Rate Converter |
| AD1892 | Integrated Digital Receiver/Rate Converter(數(shù)字音頻接收器/采樣率轉(zhuǎn)換器) |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AD1846JP-REEL | 制造商:Analog Devices 功能描述: |
| AD1847 | 制造商:AD 制造商全稱:Analog Devices 功能描述:Serial-Port 16-Bit SoundPort Stereo Codec |
| AD1847JP | 制造商:Rochester Electronics LLC 功能描述:- Bulk |
| AD1847JP-REEL | 制造商:Rochester Electronics LLC 功能描述:- Tape and Reel |
| AD1847JST | 制造商:AD 制造商全稱:Analog Devices 功能描述:Serial-Port 16-Bit SoundPort Stereo Codec |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。