參數(shù)資料
型號: AD1846JP
廠商: ANALOG DEVICES INC
元件分類: 消費家電
英文描述: Low Cost Parallel-Port 16-Bit SoundPort Stereo Codec
中文描述: SPECIALTY CONSUMER CIRCUIT, PQCC68
封裝: PLASTIC, LCC-68
文件頁數(shù): 20/28頁
文件大?。?/td> 277K
代理商: AD1846JP
AD1846
REV. A
–20–
Digital Mix Control R egister (IX A3:0 = 13)
IX A3:0
Data 7
13
DMA5
Data 6
DMA4
Data 5
DMA3
Data 4
DMA2
Data 3
DMA1
Data 2
DMA0
Data 1
res
Data 0
DME
DME
Digital Mix Enable. T his bit will enable the digital mix of the ADCs’ output with the DACs’ input. When enabled, the
data from the ADCs are digitally mixed with other data being delivered to the DACs (regardless of whether or not play-
back [PEN] is enabled, i.e., set). If capture is enabled (CEN set) and there is a capture overrun (COR), then the last
sample captured before overrun will be used for the digital mix. If playback is enabled (PEN set) and there is a playback
underrun (PUR), then a midscale zero will be added to the digital mix data.
0
Digital mix disabled (muted)
1
Digital mix enabled
Reserved for future expansion. Always write a zero to this bit.
DMA5:0 Digital Mix Attenuation. T hese bits determine the attenuation of the ADC data in mixing with the DAC input. Each at-
tenuate step is –1.5 dB ranging to –94.5 dB.
res
T his register’s initial state after reset is “0000 00x0.”
DMA BASE COUNT RE GIST E RS (IX A3:0 = 14 & 15)
T he DMA Base Count Registers in the AD1846 simplify integration of the AD1846 in ISA systems. T he ISA DMA controller re-
quires an external count mechanism to notify the host CPU via interrupt of a full DMA buffer. T he programmable DMA Base
Count Registers will allow such interrupts to occur.
T he Base Count Registers contain the number of sample periods which will occur before an interrupt is generated on the interrupt
(INT ) pin. T o load, first write a value to the Lower Base Count Register. Writing a value to the Upper Base Register will cause both
Base Count Registers to load into the Current Count Register. Once AD1846 transfers are enabled, each sample period the Current
Count Register will decrement until zero count is reached. T he next sample period after zero will generate the interrupt and reload
the Current Count Register with the values in the Base Count Registers. T he interrupt is cleared by a write to the Status Register.
T he Host Interrupt Pin (INT ) will go HI during the sample period in which the Current Count Register underflows when Interrupt
Enable (IEN) is set. T he Host Interrupt Pin (INT ) will go LO when the Interrupt Status Bit (INT ) is cleared. [Note that both the
Host Interrupt Pin and the Interrupt Status Bit have the same name (INT )].
T he Current Count Register is decremented every sample period when either the PEN or CEN bit is enabled and also either the
T ransfer Request Disable (T RD) bit or the Interrupt Status (INT ) bit are zero. Note that the internal INT bit will become one on
counter underflow even if the external interrupt pin is not enabled, i.e., IEN is zero. T he Current Count Register is decremented in
both PIO and DMA data transfer modes.
Upper Base Count R egister (IX A3:0 = 14)
IX A3:0
Data 7
14
UB7
Data 6
UB6
Data 5
UB5
Data 4
UB4
Data 3
UB3
Data 2
UB2
Data 1
UB1
Data 0
UB0
UB7:0
Upper Base Count. T his byte is the upper byte of the base count register containing the eight most significant bits of the
16-bit base register. Reads from this register return the same value which was written. T he current count contained in the
counters can not be read.
T his register’s initial state after reset is “0000 0000.”
Lower Upper Base Count R egister (IX A3:0 = 15)
IX A3:0
Data 7
15
L B7
Data 6
L B6
Data 5
L B5
Data 4
L B4
Data 3
L B3
Data 2
L B2
Data 1
L B1
Data 0
L B0
LB7:0
Lower Base Count. T his byte is the lower byte of the base count register containing the eight least significant bits of the
16-bit base register. Reads from this register return the same value which was written. T he current count contained in the
counters cannot be read.
T his register’s initial state after reset is “0000 0000.”
相關(guān)PDF資料
PDF描述
AD1849KP Serial-Port 16-Bit SoundPort Stereo Codec
AD1851 16-Bit, 16×Fs PCM Audio DACs(16位,單片PCM音頻D/A轉(zhuǎn)換器)
AD1892JR Integrated Digital Receiver/Rate Converter
AD1892JRRL Integrated Digital Receiver/Rate Converter
AD1892 Integrated Digital Receiver/Rate Converter(數(shù)字音頻接收器/采樣率轉(zhuǎn)換器)
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
AD1846JP-REEL 制造商:Analog Devices 功能描述:
AD1847 制造商:AD 制造商全稱:Analog Devices 功能描述:Serial-Port 16-Bit SoundPort Stereo Codec
AD1847JP 制造商:Rochester Electronics LLC 功能描述:- Bulk
AD1847JP-REEL 制造商:Rochester Electronics LLC 功能描述:- Tape and Reel
AD1847JST 制造商:AD 制造商全稱:Analog Devices 功能描述:Serial-Port 16-Bit SoundPort Stereo Codec