- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄15695 > AC164336 (Microchip Technology)MODULE SOCKET FOR PM3 28/44QFN PDF資料下載
參數(shù)資料
| 型號： | AC164336 |
| 廠商： | Microchip Technology |
| 文件頁數(shù)： | 65/285頁 |
| 文件大小： | 0K |
| 描述： | MODULE SOCKET FOR PM3 28/44QFN |
| 標準包裝： | 1 |
| 模塊/板類型： | QFN 插口模塊 |
| 適用于相關(guān)產(chǎn)品： | MPLAB? PM3 |
| 產(chǎn)品目錄頁面： | 658 (CN2011-ZH PDF) |
| 相關(guān)產(chǎn)品： | PIC24HJ64GP502T-I/MM-ND - IC DSPIC MCU/DSP 64K 28-QFN DSPIC33FJ64GP802T-I/MM-ND - IC DSPIC MCU/DSP 64K 28-QFN PIC24HJ64GP502-I/MM-ND - IC PIC MCU FLASH 64K 28-QFN PIC24HJ64GP502-E/MM-ND - IC PIC MCU FLASH 64K 28-QFN PIC24FJ64GA004-E/ML-ND - IC PIC MCU FLASH 64K 44-QFN PIC24FJ64GA002-E/ML-ND - IC PIC MCU FLASH 64K 28-QFN PIC24FJ48GA004-E/ML-ND - IC PIC MCU FLASH 48K 44-QFN PIC24FJ48GA002-E/ML-ND - IC PIC MCU FLASH 48K 28-QFN PIC24FJ32GA004-E/ML-ND - IC PIC MCU FLASH 32K 44-QFN PIC24FJ32GA002-E/ML-ND - IC PIC MCU FLASH 32K 28-QFN 更多... |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁當前第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁第121頁第122頁第123頁第124頁第125頁第126頁第127頁第128頁第129頁第130頁第131頁第132頁第133頁第134頁第135頁第136頁第137頁第138頁第139頁第140頁第141頁第142頁第143頁第144頁第145頁第146頁第147頁第148頁第149頁第150頁第151頁第152頁第153頁第154頁第155頁第156頁第157頁第158頁第159頁第160頁第161頁第162頁第163頁第164頁第165頁第166頁第167頁第168頁第169頁第170頁第171頁第172頁第173頁第174頁第175頁第176頁第177頁第178頁第179頁第180頁第181頁第182頁第183頁第184頁第185頁第186頁第187頁第188頁第189頁第190頁第191頁第192頁第193頁第194頁第195頁第196頁第197頁第198頁第199頁第200頁第201頁第202頁第203頁第204頁第205頁第206頁第207頁第208頁第209頁第210頁第211頁第212頁第213頁第214頁第215頁第216頁第217頁第218頁第219頁第220頁第221頁第222頁第223頁第224頁第225頁第226頁第227頁第228頁第229頁第230頁第231頁第232頁第233頁第234頁第235頁第236頁第237頁第238頁第239頁第240頁第241頁第242頁第243頁第244頁第245頁第246頁第247頁第248頁第249頁第250頁第251頁第252頁第253頁第254頁第255頁第256頁第257頁第258頁第259頁第260頁第261頁第262頁第263頁第264頁第265頁第266頁第267頁第268頁第269頁第270頁第271頁第272頁第273頁第274頁第275頁第276頁第277頁第278頁第279頁第280頁第281頁第282頁第283頁第284頁第285頁
2006 Microchip Technology Inc.
Preliminary
DS70178C-page 155
dsPIC30F1010/202X
14.2
I2C Module Addresses
The I2CADD register contains the Slave mode
addresses. The register is a 10-bit register.
If the A10M bit (I2CCON<10>) is ‘0’, the address is
interpreted by the module as a 7-bit address. When an
address is received, it is compared to the 7 Least
Significant bits of the I2CADD register.
If the A10M bit is ‘1’, the address is assumed to be a
10-bit address. When an address is received, it will be
compared with the binary value ‘1 1 1 1 0 A9 A8’
(where A9, A8 are two Most Significant bits of
I2CADD). If that value matches, the next address will
be compared with the Least Significant 8 bits of
I2CADD, as specified in the 10-bit addressing protocol.
14.3
I2C 7-bit Slave Mode Operation
Once enabled (I2CEN = 1), the slave module will wait
for a Start bit to occur (i.e., the I2C module is ‘Idle’). Fol-
lowing the detection of a Start bit, 8 bits are shifted into
I2CRSR and the address is compared against
I2CADD. In 7-bit mode (A10M = 0), bits I2CADD<6:0>
are compared against I2CRSR<7:1> and I2CRSR<0>
is the R_W bit. All incoming bits are sampled on the
rising edge of SCL.
If an address match occurs, an acknowledgement will
be sent, and the slave event interrupt flag (SI2CIF) is
set on the falling edge of the ninth (ACK) bit. The
address match does not affect the contents of the
I2CRCV buffer or the RBF bit.
14.3.1
SLAVE TRANSMISSION
If the R_W bit received is a ‘1’, then the serial port will
go into Transmit mode. It will send ACK on the ninth bit
and then hold SCL to ‘0’ until the CPU responds by writ-
ing to I2CTRN. SCL is released by setting the SCLREL
bit, and 8 bits of data are shifted out. Data bits are
shifted out on the falling edge of SCL, such that SDA is
valid during SCL high (see timing diagram). The inter-
rupt pulse is sent on the falling edge of the ninth clock
pulse, regardless of the status of the ACK received
from the master.
14.3.2
SLAVE RECEPTION
If the R_W bit received is a ‘0’ during an address
match, then Receive mode is initiated. Incoming bits
are sampled on the rising edge of SCL. After 8 bits are
received, if I2CRCV is not full or I2COV is not set,
I2CRSR is transferred to I2CRCV. ACK is sent on the
ninth clock.
If the RBF flag is set, indicating that I2CRCV is still
holding data from a previous operation (RBF = 1), then
ACK is not sent; however, the interrupt pulse is gener-
ated. In the case of an overflow, the contents of the
I2CRSR are not loaded into the I2CRCV.
14.4
I2C 10-bit Slave Mode Operation
In 10-bit mode, the basic receive and transmit opera-
tions are the same as in the 7-bit mode. However, the
criteria for address match is more complex.
The I2C specification dictates that a slave must be
addressed for a write operation, with two address bytes
following a Start bit.
The A10M bit is a control bit that signifies that the
address in I2CADD is a 10-bit address rather than a
7-bit address. The address detection protocol for the
first byte of a message address is identical for 7-bit
and 10-bit messages, but the bits being compared are
different.
I2CADD holds the entire 10-bit address. Upon receiv-
ing an address following a Start bit, I2CRSR <7:3> is
compared against a literal ‘11110’ (the default 10-bit
address) and I2CRSR<2:1> are compared against
I2CADD<9:8>. If a match occurs and if R_W = 0, the
interrupt pulse is sent. The ADD10 bit will be cleared to
indicate a partial address match. If a match fails or
R_W = 1, the ADD10 bit is cleared and the module
returns to the Idle state.
The low byte of the address is then received and com-
pared with I2CADD<7:0>. If an address match occurs,
the interrupt pulse is generated and the ADD10 bit is
set, indicating a complete 10-bit address match. If an
address match did not occur, the ADD10 bit is cleared
and the module returns to the Idle state.
14.4.1
10-BIT MODE SLAVE
TRANSMISSION
Once a slave is addressed in this fashion, with the full
10-bit address (we will refer to this state as
“PRIOR_ADDR_MATCH”), the master can begin send-
ing data bytes for a slave reception operation.
14.4.2
10-BIT MODE SLAVE RECEPTION
Once addressed, the master can generate a Repeated
Start, reset the high byte of the address and set the
R_W bit without generating a Stop bit, thus initiating a
slave transmit operation.
Note:
The I2CRCV will be loaded if the I2COV
bit = 1 and the RBF flag = 0. In this case,
a read of the I2CRCV was performed, but
the user did not clear the state of the
I2COV
bit
before
the
next
receive
occurred. The acknowledgement is not
sent (ACK = 1) and the I2CRCV is
updated.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MAX6441KAFJTD7+T | IC BATTERY MON DUAL SOT23-8 |
| MAX6441KAFIZD3+T | IC BATTERY MON DUAL SOT23-8 |
| V24C12C50BL2 | CONVERTER MOD DC/DC 12V 50W |
| MAX6441KAFJYD7+T | IC BATTERY MON DUAL SOT23-8 |
| VE-B4N-EY-F1 | CONVERTER MOD DC/DC 18.5V 50W |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AC164337 | 功能描述:插座和適配器 PM3 40L SOCKET MODULE RoHS:否 制造商:Silicon Labs 產(chǎn)品:Adapter 用于:EM35x |
| AC164338 | 功能描述:插座和適配器 PM3 Socket Module RoHS:否 制造商:Silicon Labs 產(chǎn)品:Adapter 用于:EM35x |
| AC164339 | 功能描述:插座和適配器 MPLAB PM3 Socket Module RoHS:否 制造商:Silicon Labs 產(chǎn)品:Adapter 用于:EM35x |
| AC164340 | 功能描述:插座和適配器 MPLAB PM3 Socket Mod for 8LDFN or 20LQFN RoHS:否 制造商:Silicon Labs 產(chǎn)品:Adapter 用于:EM35x |
| AC164341 | 功能描述:插座和適配器 MPLAB PM3 Socket Mod for 16l QFN RoHS:否 制造商:Silicon Labs 產(chǎn)品:Adapter 用于:EM35x |
發(fā)布緊急采購，3分鐘左右您將得到回復。