- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄15695 > AC164336 (Microchip Technology)MODULE SOCKET FOR PM3 28/44QFN PDF資料下載
參數(shù)資料
| 型號： | AC164336 |
| 廠商： | Microchip Technology |
| 文件頁數(shù)： | 131/285頁 |
| 文件大?。?/td> | 0K |
| 描述： | MODULE SOCKET FOR PM3 28/44QFN |
| 標(biāo)準(zhǔn)包裝： | 1 |
| 模塊/板類型： | QFN 插口模塊 |
| 適用于相關(guān)產(chǎn)品： | MPLAB? PM3 |
| 產(chǎn)品目錄頁面： | 658 (CN2011-ZH PDF) |
| 相關(guān)產(chǎn)品： | PIC24HJ64GP502T-I/MM-ND - IC DSPIC MCU/DSP 64K 28-QFN DSPIC33FJ64GP802T-I/MM-ND - IC DSPIC MCU/DSP 64K 28-QFN PIC24HJ64GP502-I/MM-ND - IC PIC MCU FLASH 64K 28-QFN PIC24HJ64GP502-E/MM-ND - IC PIC MCU FLASH 64K 28-QFN PIC24FJ64GA004-E/ML-ND - IC PIC MCU FLASH 64K 44-QFN PIC24FJ64GA002-E/ML-ND - IC PIC MCU FLASH 64K 28-QFN PIC24FJ48GA004-E/ML-ND - IC PIC MCU FLASH 48K 44-QFN PIC24FJ48GA002-E/ML-ND - IC PIC MCU FLASH 48K 28-QFN PIC24FJ32GA004-E/ML-ND - IC PIC MCU FLASH 32K 44-QFN PIC24FJ32GA002-E/ML-ND - IC PIC MCU FLASH 32K 28-QFN 更多... |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁第121頁第122頁第123頁第124頁第125頁第126頁第127頁第128頁第129頁第130頁當(dāng)前第131頁第132頁第133頁第134頁第135頁第136頁第137頁第138頁第139頁第140頁第141頁第142頁第143頁第144頁第145頁第146頁第147頁第148頁第149頁第150頁第151頁第152頁第153頁第154頁第155頁第156頁第157頁第158頁第159頁第160頁第161頁第162頁第163頁第164頁第165頁第166頁第167頁第168頁第169頁第170頁第171頁第172頁第173頁第174頁第175頁第176頁第177頁第178頁第179頁第180頁第181頁第182頁第183頁第184頁第185頁第186頁第187頁第188頁第189頁第190頁第191頁第192頁第193頁第194頁第195頁第196頁第197頁第198頁第199頁第200頁第201頁第202頁第203頁第204頁第205頁第206頁第207頁第208頁第209頁第210頁第211頁第212頁第213頁第214頁第215頁第216頁第217頁第218頁第219頁第220頁第221頁第222頁第223頁第224頁第225頁第226頁第227頁第228頁第229頁第230頁第231頁第232頁第233頁第234頁第235頁第236頁第237頁第238頁第239頁第240頁第241頁第242頁第243頁第244頁第245頁第246頁第247頁第248頁第249頁第250頁第251頁第252頁第253頁第254頁第255頁第256頁第257頁第258頁第259頁第260頁第261頁第262頁第263頁第264頁第265頁第266頁第267頁第268頁第269頁第270頁第271頁第272頁第273頁第274頁第275頁第276頁第277頁第278頁第279頁第280頁第281頁第282頁第283頁第284頁第285頁
dsPIC30F1010/202X
DS70178C-page 214
Preliminary
2006 Microchip Technology Inc.
18.8
Watchdog Timer (WDT)
18.8.1
WATCHDOG TIMER OPERATION
The primary function of the Watchdog Timer (WDT) is
to reset the processor in the event of a software
malfunction. The WDT is a free-running timer, which
runs off an on-chip RC oscillator, requiring no external
component. Therefore, the WDT timer will continue to
operate even if the main processor clock (e.g., the
crystal oscillator) fails.
18.8.2
ENABLING AND DISABLING THE
WDT
The Watchdog Timer can be “enabled” or “disabled”
only through a Configuration bit (FWDTEN) in the
Configuration register FWDT.
Setting FWDTEN = 1 enables the Watchdog Timer.
The enabling is done when programming the device.
By default, after chip-erase, FWDTEN bit = 1. Any
device
programmer
capable
of
programming
dsPIC30F devices allows programming of this and
other Configuration bits.
If enabled, the WDT will increment until it overflows or
“times out”. A WDT time-out will force a device Reset
(except during Sleep). To prevent a WDT time-out, the
user must clear the Watchdog Timer using a CLRWDT
instruction.
If a WDT times out during Sleep, the device will wake-
up. The WDTO bit in the RCON register will be cleared
to indicate a wake-up resulting from a WDT time-out.
Setting FWDTEN = 0 allows user software to enable/
disable the Watchdog Timer via the SWDTEN
(RCON<5>) control bit.
18.9
Power-Saving Modes
There are two power-saving states that can be entered
through the execution of a special instruction, PWRSAV.
These are: Sleep and Idle.
The format of the PWRSAV instruction is as follows:
PWRSAV <parameter>
, where ‘parameter’ defines
Idle or Sleep mode.
18.9.1
SLEEP MODE
In Sleep mode, the clock to the CPU and peripherals is
shutdown. If an on-chip oscillator is being used, it is
shutdown.
The Fail-Safe Clock Monitor is not functional during
Sleep, since there is no clock to monitor. However,
LPRC clock remains active if WDT is operational during
Sleep.
The processor wakes up from Sleep if at least one of
the following conditions has occurred:
any interrupt that is individually enabled and
meets the required priority level
any Reset (POR and MCLR)
WDT time-out
On waking up from Sleep mode, the processor will
restart the same clock that was active prior to entry
into Sleep mode. When clock switching is enabled,
bits COSC<2:0> will determine the oscillator source
that will be used on wake-up. If clock switch is
disabled, then there is only one system clock.
If the clock source is an oscillator, the clock to the
device is held off until OST times out (indicating a sta-
ble oscillator). If PLL is used, the system clock is held
off until LOCK = 1 (indicating that the PLL is stable).
Either way, TPOR, TLOCK and TPWRT delays are applied.
If EC, FRC, oscillators are used, then a delay of TPOR
(~10
μs) is applied. This is the smallest delay possible
on wake-up from Sleep.
Moreover, if LP oscillator was active during Sleep, and
LP is the oscillator used on wake-up, then the start-up
delay will be equal to TPOR. PWRT delay and OST
timer delay are not applied. In order to have the small-
est possible start-up delay when waking up from Sleep,
one of these faster wake-up options should be selected
before entering Sleep.
Any interrupt that is individually enabled (using the
corresponding IE bit) and meets the prevailing priority
level will be able to wake-up the processor. The proces-
sor will process the interrupt and branch to the ISR. The
Sleep status bit in the RCON register is set upon
wake-up.
All Resets will wake-up the processor from Sleep
mode. Any Reset, other than POR, will set the Sleep
status bit. In a POR, the Sleep bit is cleared.
If Watchdog Timer is enabled, then the processor will
wake-up from Sleep mode upon WDT time-out. The
Sleep and WDTO status bits are both set.
Note:
If a POR occurred, the selection of the
oscillator is based on the FOSC<2:0> and
FOSCSEL<1:0> Configuration bits.
Note:
In spite of various delays applied (TPOR,
TLOCK and TPWRT), the crystal oscillator
(and PLL) may not be active at the end of
the time-out (e.g., for low frequency crys-
tals). In such cases, if FSCM is enabled, the
device will detect this as a clock failure and
process the clock failure trap, the FRC
oscillator will be enabled, and the user will
have to re-enable the crystal oscillator. If
FSCM is not enabled, then the device will
simply suspend execution of code until the
clock is stable, and will remain in Sleep until
the oscillator clock has started.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MAX6441KAFJTD7+T | IC BATTERY MON DUAL SOT23-8 |
| MAX6441KAFIZD3+T | IC BATTERY MON DUAL SOT23-8 |
| V24C12C50BL2 | CONVERTER MOD DC/DC 12V 50W |
| MAX6441KAFJYD7+T | IC BATTERY MON DUAL SOT23-8 |
| VE-B4N-EY-F1 | CONVERTER MOD DC/DC 18.5V 50W |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AC164337 | 功能描述:插座和適配器 PM3 40L SOCKET MODULE RoHS:否 制造商:Silicon Labs 產(chǎn)品:Adapter 用于:EM35x |
| AC164338 | 功能描述:插座和適配器 PM3 Socket Module RoHS:否 制造商:Silicon Labs 產(chǎn)品:Adapter 用于:EM35x |
| AC164339 | 功能描述:插座和適配器 MPLAB PM3 Socket Module RoHS:否 制造商:Silicon Labs 產(chǎn)品:Adapter 用于:EM35x |
| AC164340 | 功能描述:插座和適配器 MPLAB PM3 Socket Mod for 8LDFN or 20LQFN RoHS:否 制造商:Silicon Labs 產(chǎn)品:Adapter 用于:EM35x |
| AC164341 | 功能描述:插座和適配器 MPLAB PM3 Socket Mod for 16l QFN RoHS:否 制造商:Silicon Labs 產(chǎn)品:Adapter 用于:EM35x |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。