- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄378216 > 82595TX (INTEL CORP) ISA/PCMCIA HIGH INTEGRATION ETHERNET CONTROLLER PDF資料下載
參數(shù)資料
| 型號： | 82595TX |
| 廠商： | INTEL CORP |
| 元件分類： | 微控制器/微處理器 |
| 英文描述： | ISA/PCMCIA HIGH INTEGRATION ETHERNET CONTROLLER |
| 中文描述： | 2 CHANNEL(S), 10M bps, LOCAL AREA NETWORK CONTROLLER, PQFP144 |
| 封裝： | TQFP-144 |
| 文件頁數(shù)： | 8/54頁 |
| 文件大小： | 643K |
| 代理商： | 82595TX |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁當(dāng)前第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁
82595FX
2.2 Local Memory Interface
Symbol
Pin
No.
Type
Name and Function
LADDR0
LADDR1
LADDR2
LADDR3
LADDR4
LADDR5
LADDR6
LADDR7
LADDR8
LADDR9
LADDR10
LADDR11
LADDR12
LADDR13
LADDR14
LADDR15
143
144
145
146
147
148
149
150
153
154
155
156
157
158
159
O
LOCAL MEMORY ADDRESS (LADDR0–LADDR15):
These outputs
contain the multiplexed address for the local SRAM.
FLASH ADDRESS 14–17 (LADDR0–LADDR5):
These pins control the
FLASH addressing from 16K to 1M to allow paging of the FLASH in 16K
spaces. These addresses are under direct control of the FLASH PAGING
configuration register.
2
LDATA0
LDATA1
LDATA2
LDATA3
LDATA4
LDATA5
LDATA6
LDATA7
132
133
134
135
137
138
139
140
I/O
LOCAL MEMORY DATA BUS (LDATA0–LDATA7):
The eight I/O
signals, comprising the local data bus, are used to read or write data to or
from the 8-bit wide SRAM.
FLASH MEMORY DATA BUS (LDATA0–LDATA7):
These signals also
provide eight bits of data for accesses to an 8-bit FLASH/EPROM if these
components are used.
SRAMCS
13
O
SRAM CHIP SELECT:
This active low output is the chip select to the
SRAM.
LWE
12
O
This active low output is the
Write Enable
to the SRAM.
This pin also provides the active low
Write Enable
to the
FLASH.
LOE
16
O
This active low output is the
Output Enable
to the SRAM.
This pin also provides the active low
Output Enable
control to the
FLASH.
BOOTCS
10
O
BOOT EPROM/FLASH CHIP SELECT:
Active low output.
EEPROMCS
8
I/O
EEPROM CS:
Active high signal. If no EEPROM is connected, this pin
should be connected to V
CC
. In this case it will function as an input to the
82595FX to indicate no EEPROM is connected.
EEPROMSK
117
O
EEPROM SHIFT CLOCK:
This output is used to shift data into and out of
the serial EEPROM.
EEPROMDO
119
O
EEPROM DATA OUT
EEPROMDI
118
O
EEPROM DATA IN
8
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| 82596DX | HIGH-PERFORMANCE 32-BIT LOCAL AREA NETWORK COPROCESSOR |
| 82596SX | HIGH-PERFORMANCE 32-BIT LOCAL AREA NETWORK COPROCESSOR |
| 82596CA | HIGH-PERFORMANCE 32-BIT LOCAL AREA NETWORK COPROCESSOR |
| 8261SHAKE22 | Alternate Action and Momentary Pushbutton Switches |
| 8261SHAKE223 | Alternate Action and Momentary Pushbutton Switches |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| 82596 | 制造商:TE Connectivity 功能描述:STD TERM/SPLICE WALL CHART - Bulk |
| 82596CA | 制造商:INTEL 制造商全稱:Intel Corporation 功能描述:HIGH-PERFORMANCE 32-BIT LOCAL AREA NETWORK COPROCESSOR |
| 82596DX | 制造商:INTEL 制造商全稱:Intel Corporation 功能描述:HIGH-PERFORMANCE 32-BIT LOCAL AREA NETWORK COPROCESSOR |
| 82596SX | 制造商:INTEL 制造商全稱:Intel Corporation 功能描述:HIGH-PERFORMANCE 32-BIT LOCAL AREA NETWORK COPROCESSOR |
| 82598 | 制造商:INTEL 制造商全稱:Intel Corporation 功能描述:10 GbE Controller |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。