- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄378216 > 82595TX (INTEL CORP) ISA/PCMCIA HIGH INTEGRATION ETHERNET CONTROLLER PDF資料下載
參數(shù)資料
| 型號(hào)： | 82595TX |
| 廠商： | INTEL CORP |
| 元件分類： | 微控制器/微處理器 |
| 英文描述： | ISA/PCMCIA HIGH INTEGRATION ETHERNET CONTROLLER |
| 中文描述： | 2 CHANNEL(S), 10M bps, LOCAL AREA NETWORK CONTROLLER, PQFP144 |
| 封裝： | TQFP-144 |
| 文件頁數(shù)： | 7/54頁 |
| 文件大?。?/td> | 643K |
| 代理商： | 82595TX |
第1頁第2頁第3頁第4頁第5頁第6頁當(dāng)前第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁
82595FX
2.1 ISA Bus Interface
(Continued)
Symbol
Pin
No.
Type
Name and Function
SD0
SD1
SD2
SD3
SD4
SD5
SD6
SD7
SD8
SD9
SD10
SD11
SD12
SD13
SD14
SD15
81
83
85
87
88
90
92
94
60
58
56
54
53
51
49
47
I/O
DATA BUS:
This is the data interface between the 82595FX and the host
system. This data is buffered by one (8-bit design) or two (16-bit design)
internal transceivers.
AEN
24
I
ADDRESS ENABLE:
Active high signal indicates a DMA cycle is active.
SMEMR
20
I
MEMORY READ
for system memory accesses below 1 Mbyte. Active low.
SMEMW
21
I
MEMORY WRITE
for system memory accesses below 1 Mbyte. Active
low.
IOR
22
I
IO READ:
Active low.
IOW
23
I
IO WRITE:
Active low.
IOCS16
45
O
IO CHIP SELECT 16:
Active low, open drain output which indicates that
an IO cycle access to the 82595FX solution is 16-bit wide. Driven for IO
cycles to the local memory or to the 82595FX.
IOCHRDY
42
O
IO CHANNEL READY:
Active high, open drain output. When driven low, it
extends host cycles to the 82595FX solution.
SBHE
37
I
SYSTEM BUS HIGH ENABLE:
Active low input indicates a data transfer
on the high-byte (D8–D15) of the system bus (a 16-bit transfer). This pin
also determines if the 82595FX is operating in an 8- or 16-bit system upon
initialization.
INT0
INT1
INT2
INT3
INT4
INT5
INT6
INT7
29
30
31
32
33
34
35
36
O
82595FX INTERRUPT 0–7:
One of these 8 pins is selected to be active
one at a time (the other seven are in Hi-Z state) by configuration. These
active high outputs serve as interrupts to the host system.
RESET DRV
19
I
RESET DRIVE:
Active high reset signal.
7
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| 82596DX | HIGH-PERFORMANCE 32-BIT LOCAL AREA NETWORK COPROCESSOR |
| 82596SX | HIGH-PERFORMANCE 32-BIT LOCAL AREA NETWORK COPROCESSOR |
| 82596CA | HIGH-PERFORMANCE 32-BIT LOCAL AREA NETWORK COPROCESSOR |
| 8261SHAKE22 | Alternate Action and Momentary Pushbutton Switches |
| 8261SHAKE223 | Alternate Action and Momentary Pushbutton Switches |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| 82596 | 制造商:TE Connectivity 功能描述:STD TERM/SPLICE WALL CHART - Bulk |
| 82596CA | 制造商:INTEL 制造商全稱:Intel Corporation 功能描述:HIGH-PERFORMANCE 32-BIT LOCAL AREA NETWORK COPROCESSOR |
| 82596DX | 制造商:INTEL 制造商全稱:Intel Corporation 功能描述:HIGH-PERFORMANCE 32-BIT LOCAL AREA NETWORK COPROCESSOR |
| 82596SX | 制造商:INTEL 制造商全稱:Intel Corporation 功能描述:HIGH-PERFORMANCE 32-BIT LOCAL AREA NETWORK COPROCESSOR |
| 82598 | 制造商:INTEL 制造商全稱:Intel Corporation 功能描述:10 GbE Controller |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。