- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄378216 > 82595TX (INTEL CORP) ISA/PCMCIA HIGH INTEGRATION ETHERNET CONTROLLER PDF資料下載
參數(shù)資料
| 型號： | 82595TX |
| 廠商： | INTEL CORP |
| 元件分類： | 微控制器/微處理器 |
| 英文描述： | ISA/PCMCIA HIGH INTEGRATION ETHERNET CONTROLLER |
| 中文描述： | 2 CHANNEL(S), 10M bps, LOCAL AREA NETWORK CONTROLLER, PQFP144 |
| 封裝： | TQFP-144 |
| 文件頁數(shù)： | 25/54頁 |
| 文件大小： | 643K |
| 代理商： | 82595TX |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁當(dāng)前第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁
82595FX
Status Field
The two bytes of the Status Field (Status 0 and
Status 1) are shown in detail in Figure 7-3. In a 16-bit
wide interface, these two bytes will combine to form
one word. This field is originally set to all 0’s by the
CPU as the XMT block is copied to memory. It is
updated by the 82595FX upon completion of the
transmission.
7.2 XMT Chaining
The 82595FX can transmit consecutive frames with-
out the CPU having issued a separate Transmit
command for each frame. This is called Transmit
Chaining. The 82595FX Transmit Chaining memory
structure for a 16-bit interface is shown in Figure 7-4,
with an 8-bit interface shown in Figure 7-5. The
82595FX registers which control the memory struc-
ture are also shown. The CPU places multiple XMT
blocks in the Transmit buffer. The 82595FX will
transmit each frame in the chain, reporting the
status for each frame in its status field. If Concurrent
Processing is enabled, the copy of additional frames
in a chain will take place while the first portion of the
chain (one or more frames) is being transmitted by
the 82595FX. This chain can be dynamically updat-
ed by the CPU to add more frames to the chain. The
transmit chain can be configured to terminate upon
an errored frame (maximum collisions, underrun, lost
CRS, etc.) or it can continue to the next frame in the
chain. The 82595FX can be configured to interrupt
upon completion of each transmission or to interrupt
at the end of the transmit chain only (it always inter-
rupts upon an errored condition).
7
6
5
4
3
2
1
0
TX DEF
HRT BET MAX COL
X
No OF COLLISIONS
Status 0
COLL
X
TX OK
0
LTCOL
LST CRS X/JERR
(1)
UND RUN Status 1
NOTE:
1. Only functional in full duplex operations.
Figure 7-3. Transmit Result
25
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| 82596DX | HIGH-PERFORMANCE 32-BIT LOCAL AREA NETWORK COPROCESSOR |
| 82596SX | HIGH-PERFORMANCE 32-BIT LOCAL AREA NETWORK COPROCESSOR |
| 82596CA | HIGH-PERFORMANCE 32-BIT LOCAL AREA NETWORK COPROCESSOR |
| 8261SHAKE22 | Alternate Action and Momentary Pushbutton Switches |
| 8261SHAKE223 | Alternate Action and Momentary Pushbutton Switches |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| 82596 | 制造商:TE Connectivity 功能描述:STD TERM/SPLICE WALL CHART - Bulk |
| 82596CA | 制造商:INTEL 制造商全稱:Intel Corporation 功能描述:HIGH-PERFORMANCE 32-BIT LOCAL AREA NETWORK COPROCESSOR |
| 82596DX | 制造商:INTEL 制造商全稱:Intel Corporation 功能描述:HIGH-PERFORMANCE 32-BIT LOCAL AREA NETWORK COPROCESSOR |
| 82596SX | 制造商:INTEL 制造商全稱:Intel Corporation 功能描述:HIGH-PERFORMANCE 32-BIT LOCAL AREA NETWORK COPROCESSOR |
| 82598 | 制造商:INTEL 制造商全稱:Intel Corporation 功能描述:10 GbE Controller |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。